{"id":"https://openalex.org/W2060305667","doi":"https://doi.org/10.1109/isqed.2010.5450477","title":"Reliability analysis of analog circuits by lifetime yield prediction using worst-case distance degradation rate","display_name":"Reliability analysis of analog circuits by lifetime yield prediction using worst-case distance degradation rate","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W2060305667","doi":"https://doi.org/10.1109/isqed.2010.5450477","mag":"2060305667"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2010.5450477","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450477","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089480544","display_name":"Xin Pan","orcid":"https://orcid.org/0000-0003-1437-2780"},"institutions":[{"id":"https://openalex.org/I4210157642","display_name":"Institute of Automation","ror":"https://ror.org/056qj1t15","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210157642","https://openalex.org/I78650965"]},{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Xin Pan","raw_affiliation_strings":["Institute of Electronic Design Automation, Technische Universitat Munchen, Munich, Germany","Institute for Electronic Design Automation, Technische Universitaet Muenchen, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Electronic Design Automation, Technische Universitat Munchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"Institute for Electronic Design Automation, Technische Universitaet Muenchen, Munich, Germany","institution_ids":["https://openalex.org/I4210157642"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033163680","display_name":"Helmut Graeb","orcid":"https://orcid.org/0000-0002-7626-1958"},"institutions":[{"id":"https://openalex.org/I4210157642","display_name":"Institute of Automation","ror":"https://ror.org/056qj1t15","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210157642","https://openalex.org/I78650965"]},{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Helmut Graeb","raw_affiliation_strings":["Institute of Electronic Design Automation, Technische Universitat Munchen, Munich, Germany","Institute for Electronic Design Automation, Technische Universitaet Muenchen, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Electronic Design Automation, Technische Universitat Munchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"Institute for Electronic Design Automation, Technische Universitaet Muenchen, Munich, Germany","institution_ids":["https://openalex.org/I4210157642"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5089480544"],"corresponding_institution_ids":["https://openalex.org/I4210157642","https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":0.7491,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.72834152,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"861","last_page":"865"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.7016659379005432},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6780540347099304},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6512857675552368},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.647340714931488},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.6472320556640625},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5773452520370483},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5542115569114685},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5037569403648376},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.49790406227111816},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.48076578974723816},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.47326305508613586},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.465869665145874},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.42788293957710266},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4161715805530548},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.395940899848938},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23739081621170044},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21881181001663208},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.20323887467384338},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.1626284122467041},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10114023089408875}],"concepts":[{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.7016659379005432},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6780540347099304},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6512857675552368},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.647340714931488},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.6472320556640625},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5773452520370483},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5542115569114685},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5037569403648376},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.49790406227111816},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.48076578974723816},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.47326305508613586},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.465869665145874},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.42788293957710266},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4161715805530548},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.395940899848938},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23739081621170044},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21881181001663208},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.20323887467384338},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.1626284122467041},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10114023089408875},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2010.5450477","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450477","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1972525348","https://openalex.org/W2068870507","https://openalex.org/W2100661413","https://openalex.org/W2113728962","https://openalex.org/W2126589469","https://openalex.org/W2141001531","https://openalex.org/W2141776905","https://openalex.org/W2144136778","https://openalex.org/W2145774126","https://openalex.org/W2160893843","https://openalex.org/W2164889230","https://openalex.org/W2166005805","https://openalex.org/W3152276207"],"related_works":["https://openalex.org/W3215142653","https://openalex.org/W1487051936","https://openalex.org/W2375192119","https://openalex.org/W4318953393","https://openalex.org/W1975778413","https://openalex.org/W2034115417","https://openalex.org/W2082017117","https://openalex.org/W2761707007","https://openalex.org/W1975511343","https://openalex.org/W3151241856"],"abstract_inverted_index":{"As":[0],"semiconductor":[1],"technology":[2],"scales,":[3],"manufacture":[4],"process-related":[5],"statistical":[6,105],"variations":[7,79],"and":[8,19,80,98,104],"lifetime-dependent":[9],"degradations":[10],"contribute":[11],"directly":[12],"to":[13,48,67,95],"the":[14,25,30,40,69,112],"fluctuations":[15],"of":[16],"transistor":[17],"parameters":[18],"circuit":[20,71],"performances.":[21],"Considering":[22],"alone":[23],"either":[24],"static":[26],"process":[27,55,78],"variation":[28,56],"or":[29],"nominal":[31],"lifetime":[32,50,75,86],"degradation":[33,51,81,92],"cannot":[34],"ensure":[35],"a":[36],"robust":[37],"design":[38,59],"during":[39],"entire":[41],"lifetime.":[42],"It":[43],"is":[44],"thus":[45],"highly":[46],"necessary":[47],"obtain":[49],"information":[52],"considering":[53,76],"underlying":[54],"early":[57],"at":[58],"phase.":[60],"This":[61],"paper":[62],"establishes":[63],"an":[64],"innovative":[65],"framework":[66],"predict":[68],"analog":[70],"behavior":[72],"in":[73,111],"its":[74],"both":[77],"effects":[82],"based":[83],"on":[84],"geometric":[85],"yield":[87],"analysis":[88,108],"using":[89],"worst-case":[90],"distance":[91],"rate.":[93],"Compared":[94],"Monte-Carlo-based":[96],"methods":[97],"numerical":[99],"optimization":[100],"solutions,":[101],"only":[102],"performance":[103],"parameter":[106],"sensitivity":[107],"are":[109],"required":[110],"proposed":[113],"framework.":[114]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}