{"id":"https://openalex.org/W2112090850","doi":"https://doi.org/10.1109/isqed.2010.5450470","title":"P3 (power-performance-process) optimization of nano-CMOS SRAMusing statistical DOE-ILP","display_name":"P3 (power-performance-process) optimization of nano-CMOS SRAMusing statistical DOE-ILP","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W2112090850","doi":"https://doi.org/10.1109/isqed.2010.5450470","mag":"2112090850"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2010.5450470","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450470","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008702299","display_name":"Garima Thakral","orcid":null},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Garima Thakral","raw_affiliation_strings":["Department of Computer Science and Engineering, University of North Texas, USA","Department of Computer Science and Engineering , University of North Texas , USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of North Texas, USA","institution_ids":["https://openalex.org/I123534392"]},{"raw_affiliation_string":"Department of Computer Science and Engineering , University of North Texas , USA","institution_ids":["https://openalex.org/I123534392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070359867","display_name":"Saraju P. Mohanty","orcid":"https://orcid.org/0000-0003-2959-6541"},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saraju P. Mohanty","raw_affiliation_strings":["Department of Computer Science and Engineering, University of North Texas, USA","Department of Computer Science and Engineering , University of North Texas , USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of North Texas, USA","institution_ids":["https://openalex.org/I123534392"]},{"raw_affiliation_string":"Department of Computer Science and Engineering , University of North Texas , USA","institution_ids":["https://openalex.org/I123534392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065315664","display_name":"Dhruva Ghai","orcid":"https://orcid.org/0000-0002-8204-6330"},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dhruva Ghai","raw_affiliation_strings":["Department of Computer Science and Engineering, University of North Texas, USA","Department of Computer Science and Engineering , University of North Texas , USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of North Texas, USA","institution_ids":["https://openalex.org/I123534392"]},{"raw_affiliation_string":"Department of Computer Science and Engineering , University of North Texas , USA","institution_ids":["https://openalex.org/I123534392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113458314","display_name":"Dhiraj K. Pradhan","orcid":null},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Dhiraj K. Pradhan","raw_affiliation_strings":["Department of Computer Science, University of Bristol, UK","Department of Computer Science,  University of Bristol , UK"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]},{"raw_affiliation_string":"Department of Computer Science,  University of Bristol , UK","institution_ids":["https://openalex.org/I36234482"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5008702299"],"corresponding_institution_ids":["https://openalex.org/I123534392"],"apc_list":null,"apc_paid":null,"fwci":1.4432,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.84073879,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"176","last_page":"183"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7895000576972961},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.747651219367981},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6593166589736938},{"id":"https://openalex.org/keywords/design-of-experiments","display_name":"Design of experiments","score":0.6442298889160156},{"id":"https://openalex.org/keywords/maximization","display_name":"Maximization","score":0.5514270067214966},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5491852164268494},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4958711564540863},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4804496467113495},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4582487940788269},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.4295378029346466},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4113057553768158},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.383939266204834},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33345532417297363},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.2762260437011719},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2694305181503296},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20339304208755493},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14712804555892944},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1340552270412445},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.08483830094337463}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7895000576972961},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.747651219367981},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6593166589736938},{"id":"https://openalex.org/C34559072","wikidata":"https://www.wikidata.org/wiki/Q2334061","display_name":"Design of experiments","level":2,"score":0.6442298889160156},{"id":"https://openalex.org/C2776330181","wikidata":"https://www.wikidata.org/wiki/Q18358244","display_name":"Maximization","level":2,"score":0.5514270067214966},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5491852164268494},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4958711564540863},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4804496467113495},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4582487940788269},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.4295378029346466},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4113057553768158},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.383939266204834},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33345532417297363},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.2762260437011719},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2694305181503296},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20339304208755493},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14712804555892944},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1340552270412445},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.08483830094337463},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2010.5450470","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450470","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W2002612140","https://openalex.org/W2016655135","https://openalex.org/W2030280171","https://openalex.org/W2048178172","https://openalex.org/W2069295881","https://openalex.org/W2088072859","https://openalex.org/W2108880814","https://openalex.org/W2113362353","https://openalex.org/W2121083666","https://openalex.org/W2121533920","https://openalex.org/W2122747234","https://openalex.org/W2124825934","https://openalex.org/W2127734757","https://openalex.org/W2145165729","https://openalex.org/W2150938923","https://openalex.org/W2154477062","https://openalex.org/W2171287770","https://openalex.org/W3146563601","https://openalex.org/W6654591402","https://openalex.org/W6678145882","https://openalex.org/W6682864995"],"related_works":["https://openalex.org/W2119312496","https://openalex.org/W4247460323","https://openalex.org/W2537086382","https://openalex.org/W2107909712","https://openalex.org/W2153162275","https://openalex.org/W2079259690","https://openalex.org/W2108986771","https://openalex.org/W789543267","https://openalex.org/W2094295436","https://openalex.org/W2075972383"],"abstract_inverted_index":{"In":[0],"this":[1,130],"paper,":[2],"a":[3,32,48,56],"novel":[4,57],"design":[5],"flow":[6],"is":[7,37,45,96,112,131],"presented":[8],"for":[9,147],"simultaneous":[10],"P3":[11],"(power":[12],"minimization,":[13],"performance":[14],"maximization":[15],"and":[16,74,143],"process":[17,89,159],"variation":[18,90],"tolerance)":[19],"optimization":[20,148],"of":[21,26,29,60,92,118,126,138,141,149,152,158],"nano-CMOS":[22],"circuits.":[23],"For":[24],"demonstration":[25],"the":[27,30,78,85,93,100,116,119,124,127,132,156],"effectiveness":[28],"flow,":[31],"45nm":[33],"single-ended":[34],"7-transistor":[35],"SRAM":[36,43,121,163],"used":[38],"as":[39],"example":[40],"circuit.":[41],"The":[42,88],"cell":[44,95],"subjected":[46],"to":[47,84,114],"dual-V":[49],"<sub":[50],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[51],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">Th</sub>":[52],"assignment":[53],"based":[54],"on":[55],"statistical":[58,139],"Design":[59,140],"Experiments-Integer":[61],"Linear":[62,145],"Programming":[63,146],"(DOE-ILP)":[64],"approach.":[65],"Experimental":[66],"results":[67],"show":[68,115],"44.2%":[69],"power":[70,154],"reduction":[71],"(including":[72],"leakage)":[73],"43.9%":[75],"increase":[76],"in":[77,103,155,161],"read":[79],"static":[80],"noise":[81],"margin":[82],"compared":[83],"baseline":[86],"design.":[87],"analysis":[91],"optimized":[94],"carried":[97],"out":[98],"considering":[99],"variability":[101],"effect":[102],"12":[104],"device":[105],"parameters.":[106],"A":[107],"8":[108,110],"\u00d7":[109],"array":[111],"constructed":[113],"feasibility":[117],"proposed":[120],"cell.":[122,164],"To":[123],"best":[125],"authors'":[128],"knowledge,":[129],"first":[133],"study":[134],"which":[135],"makes":[136],"use":[137],"Experiments":[142],"Integer":[144],"conflicting":[150],"targets":[151],"stability,":[153],"presence":[157],"variations":[160],"an":[162]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}