{"id":"https://openalex.org/W2078244796","doi":"https://doi.org/10.1109/isqed.2010.5450455","title":"A yield improvement methodology based on logic redundant repair with a repairable scan flip-flop designed by push rule","display_name":"A yield improvement methodology based on logic redundant repair with a repairable scan flip-flop designed by push rule","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W2078244796","doi":"https://doi.org/10.1109/isqed.2010.5450455","mag":"2078244796"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2010.5450455","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450455","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082611644","display_name":"Masanori Kurimoto","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Masanori Kurimoto","raw_affiliation_strings":["Renesas Technology Corporation, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078211457","display_name":"Jun Matsushima","orcid":"https://orcid.org/0000-0002-9054-6917"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Jun Matsushima","raw_affiliation_strings":["Renesas Technology Corporation, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109904097","display_name":"S. Ohbayashi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shigeki Ohbayashi","raw_affiliation_strings":["Renesas Technology Corporation, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030757141","display_name":"Yoshiaki Fukui","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshiaki Fukui","raw_affiliation_strings":["Renesas Technology Corporation, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Japan","institution_ids":["https://openalex.org/I4210153176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5082611644"],"corresponding_institution_ids":["https://openalex.org/I4210153176"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13619025,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"184","last_page":"190"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.678504228591919},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5860106945037842},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5604093670845032},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4810959994792938},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46455615758895874},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.46273669600486755},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4599200487136841},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.4571232199668884},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4263290762901306},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.42424333095550537},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3509560525417328},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3401557207107544},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28739404678344727},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15442132949829102},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.11419874429702759},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10006976127624512},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.08915525674819946}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.678504228591919},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5860106945037842},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5604093670845032},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4810959994792938},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46455615758895874},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.46273669600486755},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4599200487136841},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.4571232199668884},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4263290762901306},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.42424333095550537},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3509560525417328},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3401557207107544},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28739404678344727},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15442132949829102},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.11419874429702759},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10006976127624512},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.08915525674819946},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2010.5450455","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450455","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1967401717","https://openalex.org/W1971840499","https://openalex.org/W2064576566","https://openalex.org/W2078427860","https://openalex.org/W2099708835","https://openalex.org/W2112375479","https://openalex.org/W2132805334","https://openalex.org/W2134822007","https://openalex.org/W2138735239","https://openalex.org/W2157843090","https://openalex.org/W2162129064","https://openalex.org/W2170254026","https://openalex.org/W4245500163","https://openalex.org/W6670134888"],"related_works":["https://openalex.org/W2350494013","https://openalex.org/W4298048893","https://openalex.org/W2546023602","https://openalex.org/W2472096053","https://openalex.org/W1974985080","https://openalex.org/W2356719564","https://openalex.org/W2746929098","https://openalex.org/W2065409216","https://openalex.org/W1966764473","https://openalex.org/W2059422871"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,8,18,32,46,50,123],"yield":[3],"improvement":[4],"methodology":[5,24,98],"which":[6,30],"repairs":[7],"faulty":[9,90],"chip":[10],"due":[11],"to":[12,109],"the":[13,36,41,58,62,70,80,85,89,93,105,113,117,128],"logic":[14,37,106],"defect":[15,129],"by":[16,44,56,83,92,104,125],"using":[17,45],"repairable":[19,63],"scan":[20],"flip-flop":[21],"(R-SFF).":[22],"Our":[23],"greatly":[25],"improves":[26,112],"an":[27],"area":[28,64,101],"penalty,":[29],"is":[31,116,131],"large":[33],"issue":[34],"for":[35,61],"repair":[38,47,108],"technology":[39],"in":[40],"actual":[42],"products,":[43],"grouping":[48],"and":[49,55,111],"redundant":[51,76,94,107],"cell":[52,91],"insertion":[53],"algorithm,":[54],"pushing":[57],"design":[59],"rule":[60],"of":[65,72,88,119],"R-SFF.":[66],"Besides,":[67],"we":[68],"reduce":[69],"number":[71,118],"wire":[73],"connections":[74],"around":[75],"cells":[77],"compared":[78],"with":[79],"conventional":[81],"method,":[82],"improving":[84],"replacement":[86],"method":[87],"cell.":[95],"The":[96],"proposed":[97],"reduces":[99],"total":[100],"penalty":[102],"caused":[103],"3.6%,":[110],"yield,":[114],"that":[115],"good":[120],"chips":[121],"on":[122],"wafer,":[124],"4.7%":[126],"when":[127],"density":[130],"1.0[cm-2].":[132]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}