{"id":"https://openalex.org/W1979312443","doi":"https://doi.org/10.1109/isqed.2010.5450412","title":"Statistical static timing analysis flow for transistor level macros in a microprocessor","display_name":"Statistical static timing analysis flow for transistor level macros in a microprocessor","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W1979312443","doi":"https://doi.org/10.1109/isqed.2010.5450412","mag":"1979312443"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2010.5450412","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450412","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107232531","display_name":"Vivek S. Nandakumar","orcid":null},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Vivek S Nandakumar","raw_affiliation_strings":["University of California, Santa Barbara, CA, USA","University of California Santa Barbara, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"University of California Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065044300","display_name":"David M. Newmark","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Newmark","raw_affiliation_strings":["Advanced Micro Devices, Inc., Austin, TX, USA","Advanced Micro Devices, Inc., Austin TX, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"Advanced Micro Devices, Inc., Austin TX, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021088237","display_name":"Yaping Zhan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yaping Zhan","raw_affiliation_strings":["Advanced Micro Devices, Inc., Austin, TX, USA","Advanced Micro Devices, Inc., Austin TX, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"Advanced Micro Devices, Inc., Austin TX, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063371595","display_name":"Malgorzata Marek-Sadowska","orcid":"https://orcid.org/0000-0002-3934-7031"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Malgorzata Marek-Sadowska","raw_affiliation_strings":["University of California, Santa Barbara, CA, USA","University of California Santa Barbara, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"University of California Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5107232531"],"corresponding_institution_ids":["https://openalex.org/I154570441"],"apc_list":null,"apc_paid":null,"fwci":0.2886,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.60263047,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"4","issue":null,"first_page":"163","last_page":"170"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.8804909586906433},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6399580240249634},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5947785973548889},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5458420515060425},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5238021612167358},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5061013102531433},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.4428230822086334},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.4367348849773407},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.41028502583503723},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4062363803386688},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18965137004852295},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12909746170043945},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12708839774131775},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12486067414283752},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11363977193832397},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.09934622049331665}],"concepts":[{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.8804909586906433},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6399580240249634},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5947785973548889},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5458420515060425},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5238021612167358},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5061013102531433},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.4428230822086334},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.4367348849773407},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.41028502583503723},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4062363803386688},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18965137004852295},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12909746170043945},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12708839774131775},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12486067414283752},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11363977193832397},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.09934622049331665},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2010.5450412","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450412","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.44999998807907104,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1530625153","https://openalex.org/W1555148682","https://openalex.org/W1968343745","https://openalex.org/W2103749050","https://openalex.org/W2105302023","https://openalex.org/W2114336500","https://openalex.org/W2120256596","https://openalex.org/W2136328167","https://openalex.org/W2406739636","https://openalex.org/W2472297161","https://openalex.org/W6631486012","https://openalex.org/W6633204899","https://openalex.org/W6713795354"],"related_works":["https://openalex.org/W2204879205","https://openalex.org/W2096437374","https://openalex.org/W1943174035","https://openalex.org/W1928481607","https://openalex.org/W3135165657","https://openalex.org/W1485582195","https://openalex.org/W57337972","https://openalex.org/W1561306903","https://openalex.org/W2563702065","https://openalex.org/W2108167458"],"abstract_inverted_index":{"Process":[0],"variations":[1],"are":[2,55,77,85,89,97],"of":[3,11,42,127,144],"great":[4],"concern":[5],"in":[6],"modern":[7],"technologies.":[8],"Early":[9],"prediction":[10],"their":[12],"effects":[13],"on":[14,117],"the":[15,43,166,170,175,179],"circuit":[16,94],"performance":[17],"and":[18,32,57,107,120,173],"parametric":[19],"yield":[20],"is":[21],"extremely":[22],"useful.":[23],"In":[24,100],"today's":[25],"microprocessors,":[26],"custom":[27],"designed":[28],"transistor":[29,71,119,139],"level":[30,72,140],"macros":[31,76,180],"memory":[33,121],"array":[34,122],"macros,":[35],"like":[36],"caches,":[37],"occupy":[38],"a":[39,105,134],"significant":[40],"fraction":[41],"total":[44],"core":[45],"area.":[46],"While":[47],"block-based":[48],"statistical":[49,81,92,182],"static":[50],"timing":[51,82,183],"analysis":[52],"(SSTA)":[53],"techniques":[54],"fast":[56,106],"can":[58,111],"be":[59,68,112],"used":[60,69,113],"for":[61,70,133],"analyzing":[62],"cell":[63],"based":[64],"designs,":[65],"they":[66],"cannot":[67],"macros.":[73,123],"Currently,":[74],"such":[75],"either":[78],"abstracted":[79],"with":[80,181],"models":[83],"which":[84,96],"less":[86,145],"accurate":[87,108],"or":[88],"analyzed":[90],"using":[91,130],"Monte-Carlo":[93,154],"simulations":[95],"time":[98],"consuming.":[99],"this":[101],"paper,":[102],"we":[103],"develop":[104],"flow":[109,132,159],"that":[110],"to":[114,149,177],"perform":[115],"SSTA":[116],"large":[118],"The":[124,157],"delay":[125],"distributions":[126],"paths":[128],"obtained":[129,151],"our":[131],"large,":[135],"industrial,":[136],"45":[137],"nm,":[138],"macro":[141,167],"have":[142],"error":[143],"than":[146],"6%":[147],"compared":[148],"those":[150],"after":[152],"rigorous":[153],"SPICE":[155],"simulations.":[156],"resulting":[158],"enables":[160],"full-chip":[161],"SSTA,":[162],"provides":[163],"visibility":[164],"into":[165],"even":[168],"at":[169],"chip":[171],"level,":[172],"eliminates":[174],"need":[176],"abstract":[178],"models.":[184]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}