{"id":"https://openalex.org/W2094574087","doi":"https://doi.org/10.1109/isqed.2010.5450402","title":"Useful clock skew optimization under a multi-corner multi-mode design framework","display_name":"Useful clock skew optimization under a multi-corner multi-mode design framework","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W2094574087","doi":"https://doi.org/10.1109/isqed.2010.5450402","mag":"2094574087"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2010.5450402","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450402","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030467159","display_name":"Weixiang Shen","orcid":"https://orcid.org/0000-0002-4666-5126"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weixiang Shen","raw_affiliation_strings":["Tsinghua University, Beijing, Beijing, CN","EDA Lab, Dept. of Computer Science and Technology, Tsinghua University, Beijing, 100084, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, Beijing, CN","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"EDA Lab, Dept. of Computer Science and Technology, Tsinghua University, Beijing, 100084, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111983610","display_name":"Yici Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yici Cai","raw_affiliation_strings":["Dept. of Computer Science and Technology, Tsinghua University, Beijing, P.R. China","EDA Lab, Dept. of Computer Science and Technology, Tsinghua University, Beijing, 100084, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Technology, Tsinghua University, Beijing, P.R. China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"EDA Lab, Dept. of Computer Science and Technology, Tsinghua University, Beijing, 100084, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100757001","display_name":"Wei Chen","orcid":"https://orcid.org/0000-0002-7428-892X"},"institutions":[{"id":"https://openalex.org/I4210126997","display_name":"Software and Engineering Associates (United States)","ror":"https://ror.org/03qt0ma29","country_code":"US","type":"company","lineage":["https://openalex.org/I4210126997"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Chen","raw_affiliation_strings":["Magma Design Automation Inc., San Jose, CA, U.S.A","Magma Design Automation Inc., 1650 Technology Drive, San Jose, CA 95110, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Magma Design Automation Inc., San Jose, CA, U.S.A","institution_ids":[]},{"raw_affiliation_string":"Magma Design Automation Inc., 1650 Technology Drive, San Jose, CA 95110, U.S.A","institution_ids":["https://openalex.org/I4210126997"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064414649","display_name":"Yongqiang Lu","orcid":"https://orcid.org/0000-0001-6812-3216"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongqiang Lu","raw_affiliation_strings":["Dept. of Computer Science and Technology, Tsinghua University, Beijing, P.R. China","EDA Lab, Dept. of Computer Science and Technology, Tsinghua University, Beijing, 100084, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Technology, Tsinghua University, Beijing, P.R. China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"EDA Lab, Dept. of Computer Science and Technology, Tsinghua University, Beijing, 100084, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101929509","display_name":"Qiang Zhou","orcid":"https://orcid.org/0000-0003-1348-8861"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Zhou","raw_affiliation_strings":["Dept. of Computer Science and Technology, Tsinghua University, Beijing, P.R. China","EDA Lab, Dept. of Computer Science and Technology, Tsinghua University, Beijing, 100084, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Technology, Tsinghua University, Beijing, P.R. China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"EDA Lab, Dept. of Computer Science and Technology, Tsinghua University, Beijing, 100084, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103246390","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-1157-7799"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, Texas A&M University, College Station, TX, U.S.A","Dept. of Electrical and Computer Engineering, Texas A&M University, College Station, 77843-3228, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Texas A&M University, College Station, TX, U.S.A","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Texas A&M University, College Station, 77843-3228, U.S.A","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"62","last_page":"68"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7413606643676758},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7345461249351501},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.5922410488128662},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5864886045455933},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5077627897262573},{"id":"https://openalex.org/keywords/convergence","display_name":"Convergence (economics)","score":0.4793684780597687},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.478181391954422},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.4658931493759155},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.46224120259284973},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.44082820415496826},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.43300601840019226},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.4167076349258423},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4163317084312439},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41356271505355835},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.41103655099868774},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33727923035621643},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27772122621536255},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.14638584852218628},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13631877303123474},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.11631658673286438},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08557748794555664}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7413606643676758},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7345461249351501},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.5922410488128662},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5864886045455933},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5077627897262573},{"id":"https://openalex.org/C2777303404","wikidata":"https://www.wikidata.org/wiki/Q759757","display_name":"Convergence (economics)","level":2,"score":0.4793684780597687},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.478181391954422},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.4658931493759155},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.46224120259284973},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.44082820415496826},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.43300601840019226},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.4167076349258423},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4163317084312439},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41356271505355835},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.41103655099868774},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33727923035621643},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27772122621536255},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.14638584852218628},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13631877303123474},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.11631658673286438},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08557748794555664},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2010.5450402","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450402","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2004301588","https://openalex.org/W2044448266","https://openalex.org/W2115602380","https://openalex.org/W2117793659","https://openalex.org/W2138647709","https://openalex.org/W2161815778","https://openalex.org/W4239668687","https://openalex.org/W4244849466","https://openalex.org/W4245301828","https://openalex.org/W4251593114","https://openalex.org/W4251921449","https://openalex.org/W6651362147","https://openalex.org/W6661681711","https://openalex.org/W6683707382"],"related_works":["https://openalex.org/W2116514610","https://openalex.org/W2003180247","https://openalex.org/W3201048403","https://openalex.org/W2144282137","https://openalex.org/W2891365107","https://openalex.org/W2032549010","https://openalex.org/W2391115906","https://openalex.org/W2098440959","https://openalex.org/W2138768308","https://openalex.org/W4386159819"],"abstract_inverted_index":{"As":[0],"VLSI":[1],"technology":[2],"scales":[3],"into":[4],"sub-65nm":[5],"realm,":[6],"the":[7,16,45,111,129,136],"complexity":[8],"of":[9,18,76,126],"timing":[10,38,50,87],"optimization":[11],"is":[12,113],"drastically":[13],"increased":[14],"by":[15,78],"consideration":[17],"power":[19],"and":[20,49,103,133],"variations.":[21],"Even":[22],"though":[23],"designers":[24],"make":[25,98],"great":[26],"efforts":[27],"during":[28],"physical":[29],"design,":[30,57],"they":[31],"are":[32],"often":[33],"faced":[34],"with":[35],"still":[36],"heavy":[37],"violations":[39,88],"in":[40,106],"deep":[41,108],"post-routing":[42],"stages.":[43],"For":[44],"entire":[46],"design":[47],"convergence":[48],"closure,":[51],"especially":[52,105],"under":[53],"current":[54],"multi-corner":[55],"multi-mode":[56],"some":[58],"more":[59,101],"efficient":[60],"methods":[61],"need":[62],"to":[63,71,97],"be":[64],"invented.":[65],"In":[66],"this":[67,99],"work,":[68],"we":[69],"propose":[70],"address":[72],"such":[73,107],"a":[74],"kind":[75],"issue":[77],"exploiting":[79],"useful":[80],"clock":[81],"skew,":[82],"which":[83],"can":[84,121],"help":[85],"reduce":[86],"rapidly.":[89],"We":[90],"also":[91],"add":[92],"mode/corner":[93],"metric":[94],"balancing":[95],"measurements":[96],"method":[100,120],"flexible":[102],"applicable":[104],"stages":[109],"while":[110],"CTS":[112],"ready.":[114],"The":[115],"results":[116],"indicate":[117],"that":[118],"our":[119],"achieve":[122],"an":[123],"average":[124],"improvements":[125],"33.16%":[127],"on":[128,135],"worst":[130],"slack":[131,139],"(WS)":[132],"75.56%":[134],"total":[137],"negative":[138],"(TNS),":[140],"respectively.":[141]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}