{"id":"https://openalex.org/W2020223369","doi":"https://doi.org/10.1109/isqed.2010.5450397","title":"A 2-port 6T SRAM bitcell design with multi-port capabilities at reduced area overhead","display_name":"A 2-port 6T SRAM bitcell design with multi-port capabilities at reduced area overhead","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W2020223369","doi":"https://doi.org/10.1109/isqed.2010.5450397","mag":"2020223369"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2010.5450397","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450397","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043774561","display_name":"Jawar Singh","orcid":"https://orcid.org/0000-0002-6351-9884"},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Jawar Singh","raw_affiliation_strings":["Department of Computer Science, University of Bristol, UK","Department of Computer Science,  University of Bristol , UK"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]},{"raw_affiliation_string":"Department of Computer Science,  University of Bristol , UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030000619","display_name":"Dilip S. Aswar","orcid":null},"institutions":[{"id":"https://openalex.org/I2799351866","display_name":"Government of India","ror":"https://ror.org/036h6g940","country_code":"IN","type":"government","lineage":["https://openalex.org/I2799351866"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Dilip S. Aswar","raw_affiliation_strings":["Department of Telecommunication, Government of India, New Delhi, India","[Department of Telecommunication, Government of India, New Delhi, India]"],"affiliations":[{"raw_affiliation_string":"Department of Telecommunication, Government of India, New Delhi, India","institution_ids":["https://openalex.org/I2799351866"]},{"raw_affiliation_string":"[Department of Telecommunication, Government of India, New Delhi, India]","institution_ids":["https://openalex.org/I2799351866"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070359867","display_name":"Saraju P. Mohanty","orcid":"https://orcid.org/0000-0003-2959-6541"},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saraju P. Mohanty","raw_affiliation_strings":["Department of Computer Science and Engineering, University of North Texas, USA","Department of Computer Science and Engineering , University of North Texas , USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of North Texas, USA","institution_ids":["https://openalex.org/I123534392"]},{"raw_affiliation_string":"Department of Computer Science and Engineering , University of North Texas , USA","institution_ids":["https://openalex.org/I123534392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113458314","display_name":"Dhiraj K. Pradhan","orcid":null},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Dhiraj K. Pradhan","raw_affiliation_strings":["Department of Computer Science, University of Bristol, UK","Department of Computer Science,  University of Bristol , UK"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]},{"raw_affiliation_string":"Department of Computer Science,  University of Bristol , UK","institution_ids":["https://openalex.org/I36234482"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5043774561"],"corresponding_institution_ids":["https://openalex.org/I36234482"],"apc_list":null,"apc_paid":null,"fwci":2.8864,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.90928969,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"131","last_page":"138"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9354068040847778},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6900993585586548},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6816849708557129},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.6356218457221985},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6004855632781982},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5628883242607117},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.5257799625396729},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.496145099401474},{"id":"https://openalex.org/keywords/random-access","display_name":"Random access","score":0.43004894256591797},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4201408922672272},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3966776430606842},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33819472789764404},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3255153298377991},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3130582869052887},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2027921974658966},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09662017226219177}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9354068040847778},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6900993585586548},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6816849708557129},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.6356218457221985},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6004855632781982},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5628883242607117},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.5257799625396729},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.496145099401474},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.43004894256591797},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4201408922672272},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3966776430606842},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33819472789764404},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3255153298377991},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3130582869052887},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2027921974658966},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09662017226219177},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2010.5450397","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450397","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7900000214576721,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1567119267","https://openalex.org/W1753784006","https://openalex.org/W2017216250","https://openalex.org/W2046304309","https://openalex.org/W2095913060","https://openalex.org/W2099231065","https://openalex.org/W2103892996","https://openalex.org/W2105175332","https://openalex.org/W2106507957","https://openalex.org/W2109104675","https://openalex.org/W2144289559","https://openalex.org/W2157275977","https://openalex.org/W2161186264","https://openalex.org/W2168101540","https://openalex.org/W2168559772","https://openalex.org/W2188838890","https://openalex.org/W2397682474","https://openalex.org/W3136190505"],"related_works":["https://openalex.org/W2071118425","https://openalex.org/W2136045454","https://openalex.org/W2074944429","https://openalex.org/W1991075467","https://openalex.org/W2389637992","https://openalex.org/W2369430179","https://openalex.org/W2609881373","https://openalex.org/W2172029144","https://openalex.org/W4387697157","https://openalex.org/W4363620538"],"abstract_inverted_index":{"Low":[0],"power,":[1],"minimum":[2],"transistor":[3],"count":[4],"and":[5,18,59,70,82,85,98,108,156,177],"fast":[6],"access":[7,10,35],"static":[8,112],"random":[9],"memory":[11],"(SRAM)":[12],"is":[13,125,150,166],"essential":[14],"for":[15],"embedded":[16,44],"multimedia":[17],"communication":[19],"applications":[20],"realized":[21],"using":[22],"system":[23],"on":[24],"a":[25,51,60,167],"chip":[26],"(SoC)":[27],"technology.":[28],"Hence,":[29,161],"simultaneous":[30,93],"or":[31],"parallel":[32],"read/write":[33,94,144],"(R/W)":[34],"multi-port":[36,57],"SRAM":[37,54,72],"bitcells":[38,119,149],"are":[39],"widely":[40],"employed":[41],"in":[42,170],"such":[43],"systems.":[45],"In":[46],"this":[47],"paper,":[48],"we":[49],"present":[50],"2-port":[52,67,76,164],"6T":[53,118,148],"bitcell":[55,77,124],"with":[56,105],"capabilities":[58],"reduced":[61],"area":[62],"overhead":[63],"compared":[64],"to":[65,127,158],"existing":[66],"7-transistor":[68],"(7T)":[69],"8T":[71,109,155],"bitcells.":[73,110],"The":[74,111,136],"proposed":[75,163],"has":[78],"six":[79],"transistors":[80],"(6T)":[81],"single-ended":[83],"read":[84,103],"write":[86,122],"bitlines":[87],"(RBL/WBL).":[88],"We":[89],"compare":[90],"the":[91,102,106,117,121,133,142,147,154,162],"stability,":[92,175],"disturbance,":[95],"SNM":[96],"sensitivity":[97],"misread":[99],"current":[100],"from":[101],"bitline":[104],"7T":[107,134,159],"noise":[113],"margin":[114],"(SNM)":[115],"of":[116,132,146,172],"around":[120],"disturbed":[123],"53%":[126],"61%":[128],"higher":[129],"than":[130,153],"that":[131],"bitcell.":[135,160],"average":[137],"active":[138],"power":[139,178],"dissipation":[140],"under":[141],"different":[143],"operations":[145],"28%":[151],"lower":[152],"equal":[157],"6T-SRAM":[165],"potential":[168],"candidate":[169],"terms":[171],"process":[173],"variability,":[174],"area,":[176],"dissipation.":[179]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}