{"id":"https://openalex.org/W2128690714","doi":"https://doi.org/10.1109/isqed.2009.4810400","title":"NBTI aware workload balancing in multi-core systems","display_name":"NBTI aware workload balancing in multi-core systems","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W2128690714","doi":"https://doi.org/10.1109/isqed.2009.4810400","mag":"2128690714"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810400","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810400","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026027275","display_name":"Jin Sun","orcid":"https://orcid.org/0000-0003-4855-2499"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jin Sun","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Arizona Tucson, Tucson, AZ, USA","Department of Electrical and Computer Engineering, University of Arizona, 1230 E. Speedway, Tucson, 85721, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Arizona Tucson, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Arizona, 1230 E. Speedway, Tucson, 85721, USA#TAB#","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Avinash Kodi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210106879","display_name":"Ohio University","ror":"https://ror.org/01jr3y717","country_code":"US","type":"education","lineage":["https://openalex.org/I4210106879"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Avinash Kodi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Russ College of Engineering and Technology, Ohio University, Athens, OH, USA","Department of Electrical and Computer Engineering, Russ College of Engineering and Technology, Ohio University, 322D Stocker Center, Athens, 45701, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Russ College of Engineering and Technology, Ohio University, Athens, OH, USA","institution_ids":["https://openalex.org/I4210106879"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Russ College of Engineering and Technology, Ohio University, 322D Stocker Center, Athens, 45701, USA","institution_ids":["https://openalex.org/I4210106879"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034189643","display_name":"Ahmed Louri","orcid":"https://orcid.org/0000-0003-4262-6688"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ahmed Louri","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Arizona Tucson, Tucson, AZ, USA","Department of Electrical and Computer Engineering, University of Arizona, 1230 E. Speedway, Tucson, 85721, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Arizona Tucson, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Arizona, 1230 E. Speedway, Tucson, 85721, USA#TAB#","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049620282","display_name":"Janet M. Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Janet M. Wang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Arizona Tucson, Tucson, AZ, USA","Department of Electrical and Computer Engineering, University of Arizona, 1230 E. Speedway, Tucson, 85721, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Arizona Tucson, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Arizona, 1230 E. Speedway, Tucson, 85721, USA#TAB#","institution_ids":["https://openalex.org/I138006243"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5026027275"],"corresponding_institution_ids":["https://openalex.org/I138006243"],"apc_list":null,"apc_paid":null,"fwci":2.5378,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.90300634,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"833","last_page":"838"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10018","display_name":"Advancements in Battery Materials","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mean-time-between-failures","display_name":"Mean time between failures","score":0.9087080955505371},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.7033489346504211},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6110712885856628},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5708701610565186},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5611945986747742},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5594877004623413},{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.552815318107605},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5431957840919495},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4630435109138489},{"id":"https://openalex.org/keywords/failure-rate","display_name":"Failure rate","score":0.30907607078552246},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.29450279474258423},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2205406129360199},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.1678067445755005},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1453394591808319},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.11683827638626099},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10029619932174683}],"concepts":[{"id":"https://openalex.org/C44154001","wikidata":"https://www.wikidata.org/wiki/Q754940","display_name":"Mean time between failures","level":3,"score":0.9087080955505371},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.7033489346504211},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6110712885856628},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5708701610565186},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5611945986747742},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5594877004623413},{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.552815318107605},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5431957840919495},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4630435109138489},{"id":"https://openalex.org/C163164238","wikidata":"https://www.wikidata.org/wiki/Q2737027","display_name":"Failure rate","level":2,"score":0.30907607078552246},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.29450279474258423},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2205406129360199},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.1678067445755005},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1453394591808319},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.11683827638626099},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10029619932174683},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2009.4810400","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810400","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W239283595","https://openalex.org/W1501077214","https://openalex.org/W1520460310","https://openalex.org/W1529080180","https://openalex.org/W1537714433","https://openalex.org/W1993244391","https://openalex.org/W2007861889","https://openalex.org/W2016530318","https://openalex.org/W2027077493","https://openalex.org/W2052110143","https://openalex.org/W2102729267","https://openalex.org/W2103792078","https://openalex.org/W2110945779","https://openalex.org/W2125157415","https://openalex.org/W2126564504","https://openalex.org/W2127703742","https://openalex.org/W2488902112","https://openalex.org/W3148261301","https://openalex.org/W4237955880","https://openalex.org/W6678664461"],"related_works":["https://openalex.org/W2053233382","https://openalex.org/W2034080945","https://openalex.org/W2337334590","https://openalex.org/W2006898677","https://openalex.org/W167642385","https://openalex.org/W912168359","https://openalex.org/W2060246408","https://openalex.org/W2162366020","https://openalex.org/W2345792680","https://openalex.org/W2766464071"],"abstract_inverted_index":{"As":[0],"device":[1,57,62],"feature":[2],"size":[3],"continues":[4],"to":[5,13,83,131],"shrink,":[6],"reliability":[7],"becomes":[8],"a":[9,48,68,102,111],"severe":[10],"issue":[11],"due":[12],"process":[14],"variation,":[15],"particle-induced":[16],"transient":[17],"errors,":[18],"and":[19,41,75,147],"transistor":[20],"wear-out/stress":[21],"such":[22],"as":[23],"Negative":[24],"Bias":[25],"Temperature":[26],"Instability":[27],"(NBTI).":[28],"Unless":[29],"this":[30],"problem":[31],"is":[32],"addressed,":[33],"chip":[34],"multi-processor":[35],"(CMP)":[36],"systems":[37],"face":[38],"low":[39],"yields":[40],"short":[42,112],"mean-time-to-failure":[43],"(MTTF).":[44],"This":[45],"paper":[46],"proposes":[47],"new":[49,69,77,137],"design":[50],"framework":[51],"for":[52],"multi-core":[53],"system":[54,72,122],"that":[55,99],"includes":[56],"wear-out":[58],"impact.":[59],"Based":[60],"on":[61,95],"fractional":[63],"NBTI":[64,70],"model,":[65,74],"we":[66],"propose":[67],"aware":[71],"workload":[73,85],"develop":[76],"dynamic":[78],"tile":[79],"partition":[80],"(DTP)":[81],"algorithm":[82],"balance":[84],"among":[86],"active":[87],"cores":[88,97,106],"while":[89],"relaxing":[90],"stressed":[91],"ones.":[92],"Experimental":[93],"results":[94],"64":[96],"show":[98],"by":[100,144,150],"allowing":[101],"small":[103],"number":[104,143],"of":[105,128],"(around":[107],"10%)to":[108],"relax":[109],"in":[110,155],"time":[113],"period":[114],"(10":[115],"second),":[116],"the":[117,126,133,140],"proposed":[118],"methodology":[119],"improves":[120,139],"CMP":[121],"yield.":[123],"We":[124],"use":[125],"percentage":[127],"core":[129,141],"failure":[130,142],"represent":[132],"yield":[134],"improvement.":[135],"The":[136],"strategy":[138],"20":[145],"%,":[146],"extend":[148],"MTTF":[149],"30%":[151],"with":[152],"little":[153],"degradation":[154],"performance":[156],"(less":[157],"than":[158],"6%).":[159]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":5},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":5}],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}