{"id":"https://openalex.org/W2141173693","doi":"https://doi.org/10.1109/isqed.2009.4810394","title":"Post-Silicon Clock-nvert (PSCI) for reducing process-variation induced skew in buffered clock networks","display_name":"Post-Silicon Clock-nvert (PSCI) for reducing process-variation induced skew in buffered clock networks","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W2141173693","doi":"https://doi.org/10.1109/isqed.2009.4810394","mag":"2141173693"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810394","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810394","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051129316","display_name":"Charbel J. Akl","orcid":null},"institutions":[{"id":"https://openalex.org/I79516672","display_name":"University of Louisiana at Lafayette","ror":"https://ror.org/01x8rc503","country_code":"US","type":"education","lineage":["https://openalex.org/I2799628689","https://openalex.org/I79516672"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Charbel J. Akl","raw_affiliation_strings":["University of Louisiana, Lafayette, LA, USA","University of Louisiana at Lafayette, USA,"],"affiliations":[{"raw_affiliation_string":"University of Louisiana, Lafayette, LA, USA","institution_ids":["https://openalex.org/I79516672"]},{"raw_affiliation_string":"University of Louisiana at Lafayette, USA,","institution_ids":["https://openalex.org/I79516672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104858009","display_name":"Rafic Ayoubi","orcid":"https://orcid.org/0009-0009-1463-5297"},"institutions":[{"id":"https://openalex.org/I168913471","display_name":"University of Balamand","ror":"https://ror.org/01xvwxv41","country_code":"LB","type":"education","lineage":["https://openalex.org/I168913471"]}],"countries":["LB"],"is_corresponding":false,"raw_author_name":"Rafic A. Ayoubi","raw_affiliation_strings":["University of Balamand, Lebanon"],"affiliations":[{"raw_affiliation_string":"University of Balamand, Lebanon","institution_ids":["https://openalex.org/I168913471"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010023744","display_name":"Magdy Bayoumi","orcid":"https://orcid.org/0000-0002-0630-5273"},"institutions":[{"id":"https://openalex.org/I79516672","display_name":"University of Louisiana at Lafayette","ror":"https://ror.org/01x8rc503","country_code":"US","type":"education","lineage":["https://openalex.org/I2799628689","https://openalex.org/I79516672"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Magdy A. Bayoumi","raw_affiliation_strings":["University of Louisiana, Lafayette, LA, USA","University of Louisiana at Lafayette, USA,"],"affiliations":[{"raw_affiliation_string":"University of Louisiana, Lafayette, LA, USA","institution_ids":["https://openalex.org/I79516672"]},{"raw_affiliation_string":"University of Louisiana at Lafayette, USA,","institution_ids":["https://openalex.org/I79516672"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5051129316"],"corresponding_institution_ids":["https://openalex.org/I79516672"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.15601341,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"794","last_page":"798"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.8593412041664124},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.844304084777832},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.7718431353569031},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7418352961540222},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5493056178092957},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.544318437576294},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5408516526222229},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5199909806251526},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4526977837085724},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.4424358308315277},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.4415152072906494},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.41353243589401245},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4110933244228363},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40803948044776917},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.320162296295166},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.30567464232444763},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23867720365524292},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1953130066394806},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1846369504928589},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17697477340698242},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17170283198356628},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.12495759129524231},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07696989178657532},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.06615012884140015}],"concepts":[{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.8593412041664124},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.844304084777832},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.7718431353569031},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7418352961540222},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5493056178092957},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.544318437576294},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5408516526222229},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5199909806251526},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4526977837085724},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.4424358308315277},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.4415152072906494},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.41353243589401245},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4110933244228363},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40803948044776917},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.320162296295166},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.30567464232444763},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23867720365524292},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1953130066394806},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1846369504928589},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17697477340698242},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17170283198356628},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.12495759129524231},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07696989178657532},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.06615012884140015},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2009.4810394","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810394","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1511935823","https://openalex.org/W1514437667","https://openalex.org/W1516922759","https://openalex.org/W1531582809","https://openalex.org/W1557838043","https://openalex.org/W2109730008","https://openalex.org/W2133916137","https://openalex.org/W2137807823","https://openalex.org/W2148126137","https://openalex.org/W2149417654","https://openalex.org/W2152486274","https://openalex.org/W2157210245","https://openalex.org/W2161111327","https://openalex.org/W2213499079","https://openalex.org/W3089937351","https://openalex.org/W6676496861","https://openalex.org/W6683889922"],"related_works":["https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W2617666058","https://openalex.org/W4247089581","https://openalex.org/W2127892766","https://openalex.org/W2090213929","https://openalex.org/W2165139624","https://openalex.org/W3006003651","https://openalex.org/W2144282137"],"abstract_inverted_index":{"Proposed":[0],"in":[1,133,143,157],"this":[2,85],"paper":[3],"is":[4,76,125],"a":[5,22,27,41,137,144],"post-silicon":[6,78,123],"technique":[7,39,86,99],"and":[8,109,118,121,127,155,165],"circuits":[9],"that":[10],"reduce":[11],"random":[12],"process-variation":[13],"induced":[14],"skew":[15,33,58,161],"with":[16,81],"simple":[17,126],"leaf":[18],"buffers":[19],"modification":[20],"of":[21,52,73,90,136,152],"buffered":[23,140],"clock":[24,32,57,71,107,160],"network.":[25],"If":[26],"timing":[28,61],"violation":[29],"due":[30,55],"to":[31,56,79,92,105],"occurs":[34],"during":[35],"testing,":[36],"the":[37,50,67,70,106,134,158],"present":[38,98],"offers":[40],"second":[42],"chance":[43],"via":[44,130],"Post-Silicon":[45],"Clock-Invert":[46],"(PSCI),":[47],"which":[48],"decreases":[49],"probability":[51],"having":[53],"errors":[54],"thus":[59,112],"increasing":[60],"yield":[62],"or":[63],"design":[64,119],"performance.":[65],"In":[66],"cases":[68],"where":[69],"frequency":[72],"each":[74],"chip":[75],"adjusted":[77],"deal":[80],"inter-die":[82],"process":[83],"variations,":[84],"allows":[87],"significant":[88],"number":[89],"chips":[91],"operate":[93],"at":[94],"higher":[95],"frequencies.":[96],"The":[97],"does":[100],"not":[101],"require":[102],"any":[103],"modifications":[104],"network":[108],"repower":[110],"buffers,":[111],"it":[113],"has":[114],"negligible":[115],"area,":[116],"power,":[117],"overheads,":[120],"its":[122],"activity":[124],"fast.":[128],"Evaluated":[129],"Monte-Carlo":[131],"simulation":[132],"context":[135],"16":[138],"leaves":[139],"H-Tree":[141],"topology":[142],"10-mmtimes10-mm":[145],"synchronous":[146],"region,":[147],"PSCI":[148],"shows":[149],"an":[150],"improvement":[151],"19.56%,":[153],"28.39%,":[154],"30.3%":[156],"global":[159],"mean,":[162],"standard":[163],"deviation,":[164],"worst":[166],"case,":[167],"respectively.":[168]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}