{"id":"https://openalex.org/W1969223410","doi":"https://doi.org/10.1109/isqed.2009.4810386","title":"IR-drop management CAD techniques in FPGAs for power grid reliability","display_name":"IR-drop management CAD techniques in FPGAs for power grid reliability","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W1969223410","doi":"https://doi.org/10.1109/isqed.2009.4810386","mag":"1969223410"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810386","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810386","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081266273","display_name":"Akhilesh Kumar","orcid":"https://orcid.org/0000-0002-0141-6388"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Akhilesh Kumar","raw_affiliation_strings":["Department of ECE, University of Waterloo, Waterloo, ONT, Canada","Dept. of ECE, University of Waterloo, ON, Canada N2L3G1#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Dept. of ECE, University of Waterloo, ON, Canada N2L3G1#TAB#","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112829693","display_name":"Mohab Anis","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohab Anis","raw_affiliation_strings":["Department of ECE, University of Waterloo, Waterloo, ONT, Canada","Dept. of ECE, University of Waterloo, ON, Canada N2L3G1#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Dept. of ECE, University of Waterloo, ON, Canada N2L3G1#TAB#","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5081266273"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":1.7945,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.84804506,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"746","last_page":"752"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10511","display_name":"High voltage insulation and dielectric phenomena","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.6575575470924377},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6189999580383301},{"id":"https://openalex.org/keywords/grid-network","display_name":"Grid network","score":0.5872936844825745},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5838314294815063},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5828407406806946},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.5638576149940491},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5461469888687134},{"id":"https://openalex.org/keywords/power-grid","display_name":"Power grid","score":0.511695146560669},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4687642753124237},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.437389075756073},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.36525237560272217},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3498573899269104},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3328421711921692},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28642764687538147},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19255360960960388},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12465819716453552}],"concepts":[{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.6575575470924377},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6189999580383301},{"id":"https://openalex.org/C24337046","wikidata":"https://www.wikidata.org/wiki/Q4394138","display_name":"Grid network","level":3,"score":0.5872936844825745},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5838314294815063},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5828407406806946},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.5638576149940491},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5461469888687134},{"id":"https://openalex.org/C2983254600","wikidata":"https://www.wikidata.org/wiki/Q1096907","display_name":"Power grid","level":3,"score":0.511695146560669},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4687642753124237},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.437389075756073},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.36525237560272217},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3498573899269104},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3328421711921692},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28642764687538147},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19255360960960388},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12465819716453552},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2009.4810386","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810386","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1719300925","https://openalex.org/W1963495246","https://openalex.org/W2069345435","https://openalex.org/W2076769548","https://openalex.org/W2094806828","https://openalex.org/W2100923005","https://openalex.org/W2112148124","https://openalex.org/W2124089733","https://openalex.org/W2124299009","https://openalex.org/W2134980804","https://openalex.org/W2148837165","https://openalex.org/W2162135665","https://openalex.org/W2162840580","https://openalex.org/W2166780223","https://openalex.org/W4242987207","https://openalex.org/W4253058520","https://openalex.org/W6637449779","https://openalex.org/W6684450592"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W3146360095","https://openalex.org/W2184011203","https://openalex.org/W1969223410","https://openalex.org/W1547917585","https://openalex.org/W2376553144","https://openalex.org/W1514230795"],"abstract_inverted_index":{"The":[0,47],"design":[1,112],"of":[2,14,42,69,84,103],"power":[3,44,62,80],"grid":[4,45],"network":[5],"is":[6,108],"critical":[7],"in":[8,26,34,59,78,88,100,115],"scaled":[9],"technologies":[10],"for":[11,23,37],"reliable":[12],"operation":[13],"a":[15],"circuit.":[16],"This":[17],"paper":[18,36],"presents":[19],"novel":[20],"CAD":[21],"techniques":[22,31,49],"mitigating":[24],"IR-drops":[25],"FPGAs.":[27],"Placement":[28],"and":[29,95],"routing":[30],"are":[32],"developed":[33],"the":[35,39,43,53,60,67,70,76,79,89,111],"improving":[38],"voltage":[40,55,72],"profile":[41],"network.":[46],"proposed":[48,114],"not":[50],"only":[51],"improve":[52],"minimum":[54,90],"at":[56],"any":[57],"node":[58],"FPGA":[61],"grid,":[63],"but":[64],"also":[65],"reduces":[66],"variance":[68],"supply":[71],"distribution":[73],"across":[74],"all":[75],"nodes":[77],"grid.":[81],"An":[82],"improvement":[83],"up":[85,96],"to":[86,97],"7%":[87],"V":[91,104],"<sub":[92,105],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[93,106],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">dd</sub>":[94,107],"66%":[98],"reduction":[99],"standard":[101],"deviation":[102],"obtained":[109],"from":[110],"technique":[113],"this":[116],"paper.":[117]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}