{"id":"https://openalex.org/W2147637024","doi":"https://doi.org/10.1109/isqed.2009.4810377","title":"Impact of SoC power management techniques on verification and testing","display_name":"Impact of SoC power management techniques on verification and testing","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W2147637024","doi":"https://doi.org/10.1109/isqed.2009.4810377","mag":"2147637024"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810377","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810377","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016213907","display_name":"Bhanu Kapoor","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Bhanu Kapoor","raw_affiliation_strings":["Mimasic, Richardson, TX, USA"],"affiliations":[{"raw_affiliation_string":"Mimasic, Richardson, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069731703","display_name":"Shankar Hemmady","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shankar Hemmady","raw_affiliation_strings":["Synopsys, Inc., Mountain View, CA, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030418006","display_name":"Shireesh Verma","orcid":null},"institutions":[{"id":"https://openalex.org/I1322669654","display_name":"Conexant (United States)","ror":"https://ror.org/05rx1xe20","country_code":"US","type":"company","lineage":["https://openalex.org/I1322669654"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shireesh Verma","raw_affiliation_strings":["Conexant, Irvine, CA, USA"],"affiliations":[{"raw_affiliation_string":"Conexant, Irvine, CA, USA","institution_ids":["https://openalex.org/I1322669654"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0009-0002-3375-2877"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kaushik Roy","raw_affiliation_strings":["Purdue University, West Lafeyette, IN, USA"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafeyette, IN, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049580102","display_name":"M. d'Abreu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Manuel A. D'Abreu","raw_affiliation_strings":["SanDisk, Milpitas, CA"],"affiliations":[{"raw_affiliation_string":"SanDisk, Milpitas, CA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5016213907"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5982,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.73136537,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"692","last_page":"695"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.6934174299240112},{"id":"https://openalex.org/keywords/semiconductor-industry","display_name":"Semiconductor industry","score":0.5561037063598633},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5533221364021301},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.5462231040000916},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5460084676742554},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5446746349334717},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5290573835372925},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4827636778354645},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4809359908103943},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4779253602027893},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4598008990287781},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4555134177207947},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44522422552108765},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3669133484363556},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2885324954986572},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.12927880883216858},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.1262434422969818},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1156989336013794},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.07912543416023254},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.07286220788955688}],"concepts":[{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.6934174299240112},{"id":"https://openalex.org/C2987888538","wikidata":"https://www.wikidata.org/wiki/Q2986369","display_name":"Semiconductor industry","level":2,"score":0.5561037063598633},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5533221364021301},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.5462231040000916},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5460084676742554},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5446746349334717},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5290573835372925},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4827636778354645},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4809359908103943},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4779253602027893},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4598008990287781},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4555134177207947},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44522422552108765},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3669133484363556},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2885324954986572},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.12927880883216858},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.1262434422969818},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1156989336013794},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.07912543416023254},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.07286220788955688},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2009.4810377","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810377","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6600000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2103684670","https://openalex.org/W2137503182","https://openalex.org/W2484538995","https://openalex.org/W4240349680"],"related_works":["https://openalex.org/W2064801950","https://openalex.org/W4233274765","https://openalex.org/W2070385207","https://openalex.org/W2069596239","https://openalex.org/W2535994497","https://openalex.org/W2286729419","https://openalex.org/W2039509524","https://openalex.org/W2028499810","https://openalex.org/W2545960595","https://openalex.org/W2553693861"],"abstract_inverted_index":{"We":[0],"are":[1,10],"at":[2,50],"the":[3,14,26,35,51,57],"crossroads":[4],"of":[5,25],"some":[6],"fundamental":[7],"changes":[8],"that":[9],"taking":[11],"place":[12],"in":[13,42,47,56],"semiconductor":[15,27],"industry.":[16],"Power":[17],"is":[18],"a":[19,31],"primary":[20],"design":[21],"criterion":[22],"for":[23],"bulk":[24],"designs":[28,39],"now":[29],"and":[30],"key":[32],"reason":[33],"behind":[34],"shift":[36],"towards":[37],"multicore":[38],"as":[40],"increase":[41],"power":[43],"consumption":[44],"limits":[45],"increases":[46],"clock":[48],"speed":[49],"rate":[52],"we":[53],"have":[54],"seen":[55],"past.":[58]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}