{"id":"https://openalex.org/W2069088464","doi":"https://doi.org/10.1109/isqed.2009.4810369","title":"Early clock prototyping for design analysis and quality entitlement","display_name":"Early clock prototyping for design analysis and quality entitlement","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W2069088464","doi":"https://doi.org/10.1109/isqed.2009.4810369","mag":"2069088464"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810369","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810369","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077340596","display_name":"Ramamurthy Vishweshwara","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"R. Vishweshwara","raw_affiliation_strings":["Texas Instruments India, India"],"affiliations":[{"raw_affiliation_string":"Texas Instruments India, India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074449934","display_name":"R. Venkatraman","orcid":"https://orcid.org/0000-0003-4026-330X"},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Venkatraman","raw_affiliation_strings":["Texas Instruments India, India"],"affiliations":[{"raw_affiliation_string":"Texas Instruments India, India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049305255","display_name":"Kadodwala Vipul","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kadodwala Vipul","raw_affiliation_strings":["Texas Instruments India, India"],"affiliations":[{"raw_affiliation_string":"Texas Instruments India, India","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5077340596"],"corresponding_institution_ids":["https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.10931436,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"641","last_page":"646"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7216983437538147},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5893992781639099},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.513943612575531},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.45651885867118835},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4537901282310486},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4482078552246094},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4308057725429535},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.411079466342926},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.24301666021347046},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2106505036354065},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1399790644645691},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11435896158218384}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7216983437538147},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5893992781639099},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.513943612575531},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.45651885867118835},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4537901282310486},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4482078552246094},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4308057725429535},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.411079466342926},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.24301666021347046},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2106505036354065},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1399790644645691},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11435896158218384},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2009.4810369","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810369","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.6700000166893005}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2023981464","https://openalex.org/W2106048463","https://openalex.org/W3143262395"],"related_works":["https://openalex.org/W4247089581","https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2384600254","https://openalex.org/W2952348651","https://openalex.org/W2114711633","https://openalex.org/W3006003651","https://openalex.org/W2375742443","https://openalex.org/W2149381099","https://openalex.org/W2165627905"],"abstract_inverted_index":{"With":[0],"growing":[1],"complexity":[2],"of":[3,28,34,52,84,109,145],"System":[4],"on":[5],"Chip":[6],"architectures":[7],"and":[8,46,59,136],"difficult":[9],"time":[10],"to":[11,31,100,114,120,128,132],"market":[12],"requirements,":[13],"early":[14,39,77],"design":[15,24,40,45,54],"planning":[16,21,58],"is":[17],"very":[18],"important.":[19],"Design":[20],"for":[22,97],"physical":[23,32,138],"involves":[25],"the":[26,35,38,53,79,85,93,107,110,116,121,133,137,146,149,159],"deriving":[27],"information,":[29],"useful":[30],"implementation":[33,139],"chip,":[36],"from":[37,75],"information":[41,71,124],"available.":[42],"Clock":[43],"tree":[44,70,95,102,112,148],"synthesis":[47,113],"being":[48,98],"a":[49,64],"vital":[50],"part":[51],"cycle,":[55],"requires":[56],"immense":[57],"experimentation.":[60],"This":[61,123],"paper":[62,160],"proposes":[63],"way":[65],"by":[66],"which":[67],"key":[68],"clock":[69,94,101,111,134,147],"can":[72,125],"be":[73,126],"derived":[74],"as":[76,78],"register":[80],"transfer":[81],"level":[82],"description":[83],"design.":[86,122],"The":[87,142],"proposed":[88],"methodology":[89],"aids":[90],"in":[91,158],"analysing":[92],"structurally":[96],"friendly":[99],"synthesis.":[103],"It":[104],"also":[105],"enables":[106],"prototyping":[108],"understand":[115],"overhead":[117],"it":[118],"adds":[119],"used":[127],"apply":[129],"corrective":[130],"feedback":[131],"architecture":[135],"flo":[140,150],".":[141],"various":[143],"aspects":[144],"generates":[151],"along":[152],"with":[153,161],"their":[154],"utility":[155],"are":[156],"presented":[157],"some":[162],"testcase":[163],"data.":[164]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}