{"id":"https://openalex.org/W2154767422","doi":"https://doi.org/10.1109/isqed.2009.4810367","title":"An efficient current-based logic cell model for crosstalk delay analysis","display_name":"An efficient current-based logic cell model for crosstalk delay analysis","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W2154767422","doi":"https://doi.org/10.1109/isqed.2009.4810367","mag":"2154767422"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810367","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810367","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111922604","display_name":"Debasish Das","orcid":null},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Debasish Das","raw_affiliation_strings":["EECS, Northwestern University, Evanston, IL, USA"],"affiliations":[{"raw_affiliation_string":"EECS, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110294370","display_name":"W. G. Scott","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"William Scott","raw_affiliation_strings":["Magma Design Automation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Magma Design Automation, San Jose, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065681916","display_name":"Shahin Nazarian","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shahin Nazarian","raw_affiliation_strings":["Magma Design Automation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Magma Design Automation, San Jose, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103038285","display_name":"Hai Zhou","orcid":"https://orcid.org/0000-0003-4824-7179"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hai Zhou","raw_affiliation_strings":["EECS, Northwestern University, Evanston, IL, USA"],"affiliations":[{"raw_affiliation_string":"EECS, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5111922604"],"corresponding_institution_ids":["https://openalex.org/I111979921"],"apc_list":null,"apc_paid":null,"fwci":1.5241,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.8458997,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"21","issue":null,"first_page":"627","last_page":"633"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.8049768209457397},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7790230512619019},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6572362184524536},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6292697191238403},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.579105019569397},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5436612367630005},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.5075806379318237},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.4927394688129425},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.45840197801589966},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.44494393467903137},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41464605927467346},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23766767978668213},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20065799355506897}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.8049768209457397},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7790230512619019},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6572362184524536},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6292697191238403},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.579105019569397},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5436612367630005},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.5075806379318237},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.4927394688129425},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.45840197801589966},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.44494393467903137},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41464605927467346},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23766767978668213},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20065799355506897},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/isqed.2009.4810367","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810367","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.558.9605","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.558.9605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.northwestern.edu/~dda902/research/imodel_isqed.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.723.6589","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.723.6589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://users.eecs.northwestern.edu/%7Edda902/research/imodel_ecm.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5199999809265137,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1547254974","https://openalex.org/W1548102932","https://openalex.org/W2074068637","https://openalex.org/W2090297007","https://openalex.org/W2099766936","https://openalex.org/W2108816571","https://openalex.org/W2110193751","https://openalex.org/W2112918184","https://openalex.org/W2112947098","https://openalex.org/W2117994896","https://openalex.org/W2131751530","https://openalex.org/W2133268384","https://openalex.org/W2134067926","https://openalex.org/W2142202849","https://openalex.org/W2153798570","https://openalex.org/W2154680820","https://openalex.org/W2167140406","https://openalex.org/W2787523326","https://openalex.org/W3145363696","https://openalex.org/W4234534407","https://openalex.org/W4237823089","https://openalex.org/W4301264637","https://openalex.org/W6668899087","https://openalex.org/W6676633326","https://openalex.org/W6676726661"],"related_works":["https://openalex.org/W3015599398","https://openalex.org/W2188730438","https://openalex.org/W2792778858","https://openalex.org/W2157230896","https://openalex.org/W2034656493","https://openalex.org/W2362904186","https://openalex.org/W1997308464","https://openalex.org/W2114232017","https://openalex.org/W2040679505","https://openalex.org/W2035475131"],"abstract_inverted_index":{"Logic":[0],"cell":[1,93,102,113,144],"modeling":[2],"is":[3,43,76],"an":[4,121],"important":[5],"component":[6],"in":[7,57],"the":[8,27,100],"analysis":[9,56],"and":[10,33,53,67],"design":[11],"of":[12,21,72,124,131,139],"CMOS":[13,22,40,58],"integrated":[14],"circuits,":[15],"mostly":[16],"due":[17],"to":[18,26,127,142],"nonlinear":[19,91],"behavior":[20],"cells":[23,42],"with":[24,79,107,134],"respect":[25],"voltage":[28],"signal":[29],"at":[30],"their":[31],"input":[32],"output":[34],"pins.":[35],"A":[36],"current-based":[37],"model":[38,94],"for":[39,49],"logic":[41,92],"presented":[44],"which":[45,75],"can":[46,96],"be":[47,97],"used":[48],"effective":[50],"crosstalk":[51],"noise":[52],"delta":[54],"delay":[55,114,145],"VLSI":[59],"circuits.":[60],"Existing":[61],"current":[62],"source":[63],"models":[64,146],"are":[65],"expensive":[66],"need":[68],"a":[69,89,135],"new":[70],"set":[71],"SPICE-based":[73],"characterization":[74],"not":[77],"compatible":[78],"typical":[80,101],"EDA":[81],"tools.":[82],"In":[83,116],"this":[84],"paper":[85],"we":[86],"present":[87],"Imodel,":[88],"simple":[90],"that":[95],"derived":[98],"from":[99],"libraries":[103],"such":[104],"as":[105],"NLDM,":[106],"accuracy":[108,132],"much":[109],"higher":[110],"than":[111],"NLDM-based":[112,143],"models.":[115],"fact,":[117],"our":[118],"experiments":[119],"show":[120],"average":[122],"error":[123],"3%":[125],"compared":[126,141],"SPICE.":[128],"This":[129],"level":[130],"comes":[133],"maximum":[136],"runtime":[137],"penalty":[138],"19%":[140],"on":[147],"medium":[148],"sized":[149],"industrial":[150],"designs.":[151]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}