{"id":"https://openalex.org/W2150456454","doi":"https://doi.org/10.1109/isqed.2009.4810364","title":"Process variation impact on FPGA configuration memory","display_name":"Process variation impact on FPGA configuration memory","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W2150456454","doi":"https://doi.org/10.1109/isqed.2009.4810364","mag":"2150456454"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810364","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810364","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002758713","display_name":"Yiran Xu","orcid":"https://orcid.org/0000-0002-5224-7860"},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Y.Z. Xu","raw_affiliation_strings":["Altera Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Altera Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035765817","display_name":"L.S. Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L.S. Liu","raw_affiliation_strings":["Altera Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Altera Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070704694","display_name":"Mark Chan","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Chan","raw_affiliation_strings":["Altera Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Altera Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110275394","display_name":"J.T. Watt","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.T. Watt","raw_affiliation_strings":["Altera Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Altera Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I22433950"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5002758713"],"corresponding_institution_ids":["https://openalex.org/I22433950"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.16665022,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"613","last_page":"616"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.8680757284164429},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7883918285369873},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6341493129730225},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5749679803848267},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.571233868598938},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.5386912822723389},{"id":"https://openalex.org/keywords/stability","display_name":"Stability (learning theory)","score":0.465526282787323},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.439840167760849},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4023602604866028},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.329886794090271},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2816135585308075},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0947820246219635},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08378198742866516}],"concepts":[{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.8680757284164429},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7883918285369873},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6341493129730225},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5749679803848267},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.571233868598938},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5386912822723389},{"id":"https://openalex.org/C112972136","wikidata":"https://www.wikidata.org/wiki/Q7595718","display_name":"Stability (learning theory)","level":2,"score":0.465526282787323},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.439840167760849},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4023602604866028},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.329886794090271},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2816135585308075},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0947820246219635},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08378198742866516},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2009.4810364","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810364","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W49964179","https://openalex.org/W2087429211","https://openalex.org/W2135258955","https://openalex.org/W2231684171","https://openalex.org/W6602038163"],"related_works":["https://openalex.org/W2386430105","https://openalex.org/W2356521405","https://openalex.org/W2038534795","https://openalex.org/W2384358604","https://openalex.org/W1567829292","https://openalex.org/W3001063351","https://openalex.org/W3196905815","https://openalex.org/W2137012493","https://openalex.org/W2959030164","https://openalex.org/W1564147575"],"abstract_inverted_index":{"The":[0,44],"impact":[1,59],"of":[2,50],"process":[3,51],"local":[4,52],"variation":[5,53],"on":[6,24],"FPGA":[7,60],"configuration":[8,61],"memory":[9,55,62],"is":[10,18,65,71],"studied":[11],"in":[12],"this":[13],"paper.":[14],"Memory":[15],"cell":[16,69,75],"stability":[17,70],"examined":[19],"by":[20,74],"simulations":[21],"and":[22,27,54],"experiments":[23],"65":[25],"nm":[26,29],"45":[28],"processes.":[30],"A":[31],"statistical":[32],"simulation":[33],"method,":[34],"which":[35],"correlates":[36],"closely":[37],"with":[38],"product":[39],"silicon,":[40],"has":[41],"been":[42],"developed.":[43],"results":[45],"show":[46],"that":[47,67],"the":[48,68],"trend":[49],"density":[56],"scaling":[57],"adversely":[58],"stability.":[63],"It":[64],"found":[66],"greatly":[72],"affected":[73],"layout.":[76]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}