{"id":"https://openalex.org/W2123406209","doi":"https://doi.org/10.1109/isqed.2009.4810357","title":"Die/wafer stacking with reciprocal design symmetry (RDS) for mask reuse in three-dimensional (3D) integration technology","display_name":"Die/wafer stacking with reciprocal design symmetry (RDS) for mask reuse in three-dimensional (3D) integration technology","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W2123406209","doi":"https://doi.org/10.1109/isqed.2009.4810357","mag":"2123406209"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810357","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810357","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111490946","display_name":"Syed M. Alam","orcid":null},"institutions":[{"id":"https://openalex.org/I4210093483","display_name":"Everspin Technologies (United States)","ror":"https://ror.org/00hn06s81","country_code":"US","type":"company","lineage":["https://openalex.org/I4210093483"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Syed M. Alam","raw_affiliation_strings":["Everspin Technologies, Inc., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Everspin Technologies, Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I4210093483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101405085","display_name":"Robert E. Jones","orcid":"https://orcid.org/0000-0001-5227-4773"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Robert E. Jones","raw_affiliation_strings":["Freescale Semiconductor, Inc., Austin, TX, USA","[Freescale Semiconductor, Inc., Austin, TX, USA]"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"[Freescale Semiconductor, Inc., Austin, TX, USA]","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088944611","display_name":"Scott Pozder","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Scott Pozder","raw_affiliation_strings":["Freescale Semiconductor, Inc., Austin, TX, USA","[Freescale Semiconductor, Inc., Austin, TX, USA]"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"[Freescale Semiconductor, Inc., Austin, TX, USA]","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078431755","display_name":"Ankur Jain","orcid":"https://orcid.org/0000-0001-5573-0674"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ankur Jain","raw_affiliation_strings":["Freescale Semiconductor, Inc., Austin, TX, USA","[Freescale Semiconductor, Inc., Austin, TX, USA]"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"[Freescale Semiconductor, Inc., Austin, TX, USA]","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5111490946"],"corresponding_institution_ids":["https://openalex.org/I4210093483"],"apc_list":null,"apc_paid":null,"fwci":1.7945,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.86037907,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"569","last_page":"575"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10460","display_name":"Electronic Packaging and Soldering Technologies","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6143404245376587},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5966507196426392},{"id":"https://openalex.org/keywords/reciprocal","display_name":"Reciprocal","score":0.5357185006141663},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4851685166358948},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4692625403404236},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.45353153347969055},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.43304699659347534},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4134780764579773},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40795081853866577},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3329033851623535},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16892188787460327},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08996796607971191}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6143404245376587},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5966507196426392},{"id":"https://openalex.org/C2777742833","wikidata":"https://www.wikidata.org/wiki/Q1964083","display_name":"Reciprocal","level":2,"score":0.5357185006141663},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4851685166358948},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4692625403404236},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.45353153347969055},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.43304699659347534},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4134780764579773},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40795081853866577},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3329033851623535},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16892188787460327},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08996796607971191},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2009.4810357","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810357","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1666750238","https://openalex.org/W1918329603","https://openalex.org/W1975446691","https://openalex.org/W1987131925","https://openalex.org/W2046574526","https://openalex.org/W2122636510","https://openalex.org/W2137893918","https://openalex.org/W2140746294","https://openalex.org/W2141361504","https://openalex.org/W2146630859","https://openalex.org/W2169630534","https://openalex.org/W2174898847","https://openalex.org/W2536066754","https://openalex.org/W2540160898","https://openalex.org/W6681426110","https://openalex.org/W6728469656"],"related_works":["https://openalex.org/W2035329725","https://openalex.org/W2391753177","https://openalex.org/W4376641153","https://openalex.org/W2070875936","https://openalex.org/W4250391473","https://openalex.org/W3045075405","https://openalex.org/W4302292679","https://openalex.org/W4241625287","https://openalex.org/W2996284460","https://openalex.org/W4298337043"],"abstract_inverted_index":{"Each":[0],"stratum":[1,143],"in":[2],"a":[3,8,18,28,39,45,73,77,91],"3D":[4,78,117],"chip":[5,20],"usually":[6],"requires":[7],"unique":[9],"mask":[10,15,40],"set":[11,41],"which":[12],"increases":[13],"the":[14],"cost":[16,127],"for":[17,52,113,122],"multi-strata":[19],"compared":[21],"to":[22,49,125,131],"its":[23,97],"2D":[24],"counterpart.":[25],"We":[26,66],"present":[27],"novel":[29],"design":[30,34,64,85,135],"technique":[31],"using":[32,72],"reciprocal":[33],"symmetry":[35],"(RDS)":[36],"that":[37],"allows":[38],"(or":[42],"at":[43],"least":[44],"majority":[46],"of":[47,62,70,76,83,96,104,116,141],"these)":[48],"be":[50],"used":[51],"different":[53,63],"strata":[54],"while":[55],"still":[56],"achieving":[57],"vertical":[58],"placement":[59],"and":[60,87,90,94,138,145],"connection":[61],"functionalities.":[65],"demonstrate":[67],"an":[68],"application":[69,124],"RDS":[71,110],"detailed":[74],"example":[75],"dual-core":[79],"microprocessor":[80],"with":[81,109],"analyses":[82],"various":[84],"complexity":[86],"testability":[88,140],"issues,":[89],"comprehensive":[92],"simulation":[93],"comparison":[95],"thermal":[98],"characteristics.":[99],"The":[100],"coarse":[101],"grained":[102],"partitioning":[103],"self-contained":[105],"functional":[106],"units":[107],"achieved":[108],"is":[111],"suitable":[112],"early":[114],"adoption":[115],"technology":[118],"as":[119,121],"well":[120],"long-term":[123],"low":[126],"system":[128],"integration":[129],"due":[130],"less":[132],"redesign":[133],"effort,":[134],"tool":[136],"requirements,":[137],"better":[139],"each":[142],"before":[144],"after":[146],"bonding.":[147]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}