{"id":"https://openalex.org/W2171603894","doi":"https://doi.org/10.1109/isqed.2009.4810352","title":"Power estimation methodology for a high-level synthesis framework","display_name":"Power estimation methodology for a high-level synthesis framework","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W2171603894","doi":"https://doi.org/10.1109/isqed.2009.4810352","mag":"2171603894"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810352","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810352","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005028151","display_name":"Sumit Ahuja","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sumit Ahuja","raw_affiliation_strings":["CESCA, Virginia Technology, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"CESCA, Virginia Technology, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052021148","display_name":"Deepak A. Mathaikutty","orcid":"https://orcid.org/0009-0004-3768-1337"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deepak A. Mathaikutty","raw_affiliation_strings":["Microarchitecture Research Laboratory, Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Microarchitecture Research Laboratory, Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066646559","display_name":"Gaurav Singh","orcid":"https://orcid.org/0000-0002-8418-0154"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gaurav Singh","raw_affiliation_strings":["CESCA, Virginia Technology, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"CESCA, Virginia Technology, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044288099","display_name":"Joe Stetzer","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joe Stetzer","raw_affiliation_strings":["CESCA, Virginia Technology, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"CESCA, Virginia Technology, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021517996","display_name":"Sandeep K. Shukla","orcid":"https://orcid.org/0000-0001-5525-7426"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandeep K. Shukla","raw_affiliation_strings":["CESCA, Virginia Technology, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"CESCA, Virginia Technology, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007239906","display_name":"Ajit Dingankar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ajit Dingankar","raw_affiliation_strings":["Design Technology and Solutions, Intel Corporation, Folsom, CA, USA"],"affiliations":[{"raw_affiliation_string":"Design Technology and Solutions, Intel Corporation, Folsom, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5005028151"],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":3.6935,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.93872718,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"2","issue":null,"first_page":"541","last_page":"546"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7615499496459961},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6795395016670227},{"id":"https://openalex.org/keywords/universal-asynchronous-receiver/transmitter","display_name":"Universal asynchronous receiver/transmitter","score":0.6680200099945068},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6332833766937256},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5497437715530396},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.503393828868866},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.4982748031616211},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.46445250511169434},{"id":"https://openalex.org/keywords/estimation","display_name":"Estimation","score":0.4287897050380707},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38445165753364563},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3756915032863617},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3432757258415222},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.33416154980659485},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.31621378660202026},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2979271411895752},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17395952343940735},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16511204838752747},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.11550858616828918},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.09568208456039429},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.09161919355392456}],"concepts":[{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7615499496459961},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6795395016670227},{"id":"https://openalex.org/C161911788","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Universal asynchronous receiver/transmitter","level":3,"score":0.6680200099945068},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6332833766937256},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5497437715530396},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.503393828868866},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.4982748031616211},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.46445250511169434},{"id":"https://openalex.org/C96250715","wikidata":"https://www.wikidata.org/wiki/Q965330","display_name":"Estimation","level":2,"score":0.4287897050380707},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38445165753364563},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3756915032863617},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3432757258415222},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33416154980659485},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.31621378660202026},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2979271411895752},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17395952343940735},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16511204838752747},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.11550858616828918},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.09568208456039429},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.09161919355392456},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2009.4810352","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810352","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W139626630","https://openalex.org/W1492580319","https://openalex.org/W1569499730","https://openalex.org/W1586502670","https://openalex.org/W2069723031","https://openalex.org/W2079881297","https://openalex.org/W2083022823","https://openalex.org/W2103144113","https://openalex.org/W2107410484","https://openalex.org/W2138737829","https://openalex.org/W2150008511","https://openalex.org/W2151773366","https://openalex.org/W2152111130","https://openalex.org/W2168435960","https://openalex.org/W4231602332"],"related_works":["https://openalex.org/W2109697164","https://openalex.org/W4241206086","https://openalex.org/W2543290882","https://openalex.org/W1494561250","https://openalex.org/W2156420848","https://openalex.org/W1528726807","https://openalex.org/W2085480040","https://openalex.org/W2172255834","https://openalex.org/W2171603894","https://openalex.org/W4311635205"],"abstract_inverted_index":{"As":[0],"adoption":[1,103],"of":[2,45,102,104,117,145,159],"system-level":[3,27,72,105,128],"hardware":[4,46],"design":[5,106,110,157,191],"is":[6,18,32,223],"increasing":[7],"in":[8,108,188,198],"industry":[9,183],"and":[10,39,53,94,98,132,172,193],"academia,":[11],"accurate":[12,42,54],"power":[13,28,43,55,66,88,96,139,150,210,232],"estimation":[14,29,44,67,89,151,211,233],"at":[15,48],"this":[16,22,135],"level":[17,63],"becoming":[19],"important.":[20],"In":[21],"paper,":[23],"we":[24],"present":[25],"a":[26,35,80],"methodology,":[30,90],"which":[31],"based":[33,231],"on":[34,152],"high-level":[36],"synthesis":[37],"framework":[38],"supports":[40],"sufficiently":[41],"designs":[47],"the":[49,57,71,85,100,143,189,196,201,207],"system-level.":[50],"For":[51],"early":[52,95],"estimation,":[56],"proposed":[58,202],"methodology":[59,76,119,181],"utilizes":[60],"register":[61],"transfer":[62],"(RTL)":[64],"probabilistic":[65],"technique":[68],"controlled":[69],"by":[70,148],"simulation.":[73],"Furthermore,":[74],"our":[75,118,146,180,221],"does":[77],"not":[78],"require":[79],"designer":[81],"to":[82,84,206],"move":[83],"traditional":[86],"RTL":[87,138,209,229],"thus":[91],"facilitating":[92],"easy":[93],"analysis":[97],"aiding":[99],"cause":[101],"practices":[107],"ASIC":[109,190],"flow.":[111],"This":[112],"paper":[113],"provides":[114],"detailed":[115],"description":[116],"including":[120],"tools":[121,186],"used,":[122],"algorithm":[123],"for":[124,137,200],"extracting":[125],"activity":[126],"from":[127,214],"value":[129],"change":[130],"dump":[131],"finally":[133],"mapping":[134],"information":[136],"estimation.":[140],"We":[141,178],"show":[142,194],"usefulness":[144],"approach":[147,203,222],"performing":[149],"synthesizable":[153],"cycle-accurate":[154],"transaction-level":[155],"(CATL)":[156],"models":[158],"reasonable":[160],"complexity":[161],"such":[162],"as":[163],"prototype":[164],"processor":[165],"model":[166],"(VeSPA":[167],"processor),":[168],"universal":[169],"asynchronous":[170],"receiver":[171],"transmitter":[173],"(UART),":[174],"FFT":[175],"filter,":[176],"etc.":[177],"demonstrate":[179],"through":[182],"standard":[184],"EDA":[185],"used":[187],"flow":[192],"that":[195],"loss":[197],"accuracy":[199],"with":[204],"respect":[205],"state-of-the-art":[208],"techniques":[212],"ranges":[213],"3-9%.":[215],"The":[216],"speed":[217],"up":[218],"gained":[219],"using":[220],"upto":[224],"12":[225],"times":[226],"more":[227],"than":[228],"simulation":[230],"approach.":[234]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}