{"id":"https://openalex.org/W2171962642","doi":"https://doi.org/10.1109/isqed.2009.4810343","title":"Buffer/flip-flop block planning for power-integrity-driven floorplanning","display_name":"Buffer/flip-flop block planning for power-integrity-driven floorplanning","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W2171962642","doi":"https://doi.org/10.1109/isqed.2009.4810343","mag":"2171962642"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810343","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810343","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072605463","display_name":"Hsin-Hua Pan","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Hsin-Hua Pan","raw_affiliation_strings":["Hsinchu Science-Based Industrial Park, AnaGlobe Technology, Inc., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Hsinchu Science-Based Industrial Park, AnaGlobe Technology, Inc., Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021615416","display_name":"Hung-Ming Chen","orcid":"https://orcid.org/0000-0001-8173-3131"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Ming Chen","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049184969","display_name":"Chia-Yi Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Yi Chang","raw_affiliation_strings":["Science-Based Industrial Park, Realtek Semiconductor Corporation, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Science-Based Industrial Park, Realtek Semiconductor Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I901624438"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5072605463"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1786375,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"488","last_page":"493"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9246135354042053},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6631994247436523},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6609686613082886},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.5075734853744507},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.45910903811454773},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45726239681243896},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4473709464073181},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4243425726890564},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.42360636591911316},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4183104932308197},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.4128364324569702},{"id":"https://openalex.org/keywords/drop","display_name":"Drop (telecommunication)","score":0.41179123520851135},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33655738830566406},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.2830078601837158},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.27020105719566345},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24492201209068298},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.24208122491836548},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12808984518051147},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10884761810302734}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9246135354042053},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6631994247436523},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6609686613082886},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.5075734853744507},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.45910903811454773},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45726239681243896},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4473709464073181},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4243425726890564},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.42360636591911316},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4183104932308197},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.4128364324569702},{"id":"https://openalex.org/C2781345722","wikidata":"https://www.wikidata.org/wiki/Q5308388","display_name":"Drop (telecommunication)","level":2,"score":0.41179123520851135},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33655738830566406},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.2830078601837158},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.27020105719566345},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24492201209068298},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.24208122491836548},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12808984518051147},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10884761810302734},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2009.4810343","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810343","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W72355807","https://openalex.org/W184288916","https://openalex.org/W1983250183","https://openalex.org/W1987148009","https://openalex.org/W1996865213","https://openalex.org/W2008039034","https://openalex.org/W2014489057","https://openalex.org/W2052586721","https://openalex.org/W2069162780","https://openalex.org/W2097587685","https://openalex.org/W2100740271","https://openalex.org/W2125187803","https://openalex.org/W2133492470","https://openalex.org/W2136347543","https://openalex.org/W2153593246","https://openalex.org/W2154718265","https://openalex.org/W2158098137","https://openalex.org/W2160252016","https://openalex.org/W2162749566","https://openalex.org/W2171236961","https://openalex.org/W2180394037","https://openalex.org/W2489328233","https://openalex.org/W2921147342","https://openalex.org/W4234887147","https://openalex.org/W4235073116","https://openalex.org/W4237162529","https://openalex.org/W4249887746","https://openalex.org/W4256630426","https://openalex.org/W6607556960","https://openalex.org/W6649387950","https://openalex.org/W6675046482","https://openalex.org/W6685440189"],"related_works":["https://openalex.org/W4386632162","https://openalex.org/W2171236961","https://openalex.org/W4256630426","https://openalex.org/W1985714852","https://openalex.org/W2994788014","https://openalex.org/W2133492470","https://openalex.org/W3047964545","https://openalex.org/W2136358791","https://openalex.org/W2932995367","https://openalex.org/W2596490588"],"abstract_inverted_index":{"As":[0],"the":[1,12,17,35,49,68,90,102,109,112,134,139,142,149],"technology":[2,172],"scaled":[3],"down,":[4],"it":[5],"is":[6,25],"known":[7],"that":[8,156],"interconnect":[9,36,132],"has":[10],"become":[11],"dominant":[13],"factor":[14],"in":[15,58,71,169],"determining":[16],"overall":[18],"circuit":[19],"performance":[20],"and":[21,30,137,146],"complexity.":[22],"Buffer":[23],"insertion":[24,51],"one":[26],"of":[27,104,115,144],"very":[28,82],"effective":[29],"useful":[31],"techniques":[32],"to":[33,40,46,96,130],"improve":[34],"performance.":[37],"In":[38,123],"order":[39],"find":[41],"better":[42],"places":[43],"for":[44],"buffers":[45,57,145],"be":[47],"inserted,":[48],"buffer":[50,110],"stage":[52,136],"during":[53,133,141],"floorplanning":[54],"usually":[55],"clusters":[56],"a":[59,128,161],"region,":[60],"which":[61],"may":[62],"cause":[63,118],"additional":[64],"IR-drop":[65,140],"violation.":[66,122],"On":[67],"other":[69],"hand,":[70],"complex":[72],"digital":[73],"system":[74,163],"with":[75,108,165],"relatively":[76],"large":[77],"die":[78],"areas":[79],"operating":[80],"at":[81,148],"high":[83],"frequencies,":[84],"many":[85],"global":[86],"signals":[87],"traveling":[88],"across":[89],"chip":[91],"need":[92],"several":[93],"clock":[94],"cycles":[95],"reach":[97],"their":[98],"destinations,":[99],"thus":[100],"requiring":[101],"adoption":[103],"pipelined":[105],"interconnects.":[106],"Together":[107],"stations/blocks,":[111],"increasing":[113],"number":[114],"flip-flops":[116,147],"will":[117],"further":[119],"voltage":[120],"drop":[121],"this":[124],"paper,":[125],"we":[126],"propose":[127],"methodology":[129],"pipeline":[131],"floorplan":[135],"consider":[138],"planning":[143],"same":[150],"time.":[151],"The":[152],"experimental":[153],"results":[154],"show":[155],"our":[157],"method":[158],"can":[159],"get":[160],"low":[162],"latency":[164],"power":[166],"integrity":[167],"preservation":[168],"90":[170],"nm":[171],"node.":[173]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
