{"id":"https://openalex.org/W1980307416","doi":"https://doi.org/10.1109/isqed.2009.4810342","title":"Clock gating effectiveness metrics: Applications to power optimization","display_name":"Clock gating effectiveness metrics: Applications to power optimization","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W1980307416","doi":"https://doi.org/10.1109/isqed.2009.4810342","mag":"1980307416"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110256584","display_name":"Jithendra Srinivas","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":true,"raw_author_name":"Jithendra Srinivas","raw_affiliation_strings":["SDTC Texas Instruments, India","SDTC Texas Instruments India"],"affiliations":[{"raw_affiliation_string":"SDTC Texas Instruments, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"SDTC Texas Instruments India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045929123","display_name":"Madhusudan Rao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Madhusudan Rao","raw_affiliation_strings":["SDTC Texas Instruments, India","SDTC Texas Instruments India"],"affiliations":[{"raw_affiliation_string":"SDTC Texas Instruments, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"SDTC Texas Instruments India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112449325","display_name":"S. Jairam","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"S. Jairam","raw_affiliation_strings":["SDTC Texas Instruments, India","SDTC Texas Instruments India"],"affiliations":[{"raw_affiliation_string":"SDTC Texas Instruments, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"SDTC Texas Instruments India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002913490","display_name":"H. Udayakumar","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]},{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"H. Udayakumar","raw_affiliation_strings":["SDTC Texas Instruments, India","SDTC Texas Instruments India"],"affiliations":[{"raw_affiliation_string":"SDTC Texas Instruments, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"SDTC Texas Instruments India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111534342","display_name":"J.C. Rao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Jagdish Rao","raw_affiliation_strings":["SDTC Texas Instruments, India","SDTC Texas Instruments India"],"affiliations":[{"raw_affiliation_string":"SDTC Texas Instruments, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"SDTC Texas Instruments India","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5110256584"],"corresponding_institution_ids":["https://openalex.org/I4210109535","https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":1.4954,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.82496285,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"482","last_page":"487"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.894021213054657},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7320698499679565},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.6650239825248718},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.5757697224617004},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.5690630674362183},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5504037141799927},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49027183651924133},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4721567630767822},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.43895968794822693},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.41713422536849976},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.38295215368270874},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.1975492238998413},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18676477670669556},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17629334330558777},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.16889673471450806},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11804193258285522},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.11600959300994873},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09439438581466675},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08761432766914368}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.894021213054657},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7320698499679565},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.6650239825248718},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.5757697224617004},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.5690630674362183},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5504037141799927},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49027183651924133},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4721567630767822},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.43895968794822693},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.41713422536849976},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.38295215368270874},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.1975492238998413},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18676477670669556},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17629334330558777},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.16889673471450806},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11804193258285522},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.11600959300994873},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09439438581466675},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08761432766914368},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2009.4810342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2082321038","https://openalex.org/W2112476556","https://openalex.org/W2156114993","https://openalex.org/W2167659005","https://openalex.org/W4229807745","https://openalex.org/W4253252819"],"related_works":["https://openalex.org/W2152979262","https://openalex.org/W1949070338","https://openalex.org/W4390197045","https://openalex.org/W1510566755","https://openalex.org/W4562818","https://openalex.org/W2421981162","https://openalex.org/W4254183379","https://openalex.org/W2761162340","https://openalex.org/W2485892467","https://openalex.org/W4252084893"],"abstract_inverted_index":{"Effective":[0],"implementation":[1],"and":[2],"efficient":[3],"utilization":[4],"of":[5,32,39],"clock":[6,24,33],"gating":[7,25],"logic":[8],"is":[9],"a":[10,78],"critical":[11],"element":[12],"for":[13],"dynamic":[14],"power":[15,51,63,72],"optimization.":[16],"In":[17],"this":[18],"paper":[19],"we":[20],"propose":[21,37],"three":[22],"new":[23],"effectiveness":[26],"metrics":[27,41],"to":[28,85],"assess":[29],"the":[30,87],"quality":[31,65],"gating.":[34],"We":[35],"then":[36],"applications":[38],"these":[40],"combined":[42],"with":[43],"RT":[44],"level":[45],"activity":[46],"profiles,":[47],"that":[48],"enable":[49],"accurate":[50],"estimation":[52,73],"at":[53],"downstream":[54],"physical":[55],"design":[56,81],"stages.":[57],"The":[58],"approach":[59],"apart":[60],"from":[61],"providing":[62],"optimization":[64],"assessment,":[66],"also":[67],"provides":[68],"10X":[69],"improvement":[70],"in":[71],"cycle":[74],"time.":[75],"Results":[76],"on":[77],"65":[79],"nm":[80],"have":[82],"been":[83],"presented":[84],"prove":[86],"claim.":[88]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}