{"id":"https://openalex.org/W2106853030","doi":"https://doi.org/10.1109/isqed.2009.4810341","title":"Optimization strategies to improve statistical timing","display_name":"Optimization strategies to improve statistical timing","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W2106853030","doi":"https://doi.org/10.1109/isqed.2009.4810341","mag":"2106853030"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810341","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810341","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111893588","display_name":"P.A. Viswanath","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]},{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":true,"raw_author_name":"Parimala Viswanath","raw_affiliation_strings":["Texas Instruments India Ltd., Bangalore, India","Texas Instruments India Ltd., Bangalore, India#TAB#"],"affiliations":[{"raw_affiliation_string":"Texas Instruments India Ltd., Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"Texas Instruments India Ltd., Bangalore, India#TAB#","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082918184","display_name":"Pranav Murthy","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]},{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Pranav Murthy","raw_affiliation_strings":["Texas Instruments India Ltd., Bangalore, India","Texas Instruments India Ltd., Bangalore, India#TAB#"],"affiliations":[{"raw_affiliation_string":"Texas Instruments India Ltd., Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"Texas Instruments India Ltd., Bangalore, India#TAB#","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103379906","display_name":"D.V. Das","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Debajit Das","raw_affiliation_strings":["Texas Instruments India Ltd., Bangalore, India","Texas Instruments India Ltd., Bangalore, India#TAB#"],"affiliations":[{"raw_affiliation_string":"Texas Instruments India Ltd., Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"Texas Instruments India Ltd., Bangalore, India#TAB#","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074449934","display_name":"R. Venkatraman","orcid":"https://orcid.org/0000-0003-4026-330X"},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]},{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"R. Venkatraman","raw_affiliation_strings":["Texas Instruments India Ltd., Bangalore, India","Texas Instruments India Ltd., Bangalore, India#TAB#"],"affiliations":[{"raw_affiliation_string":"Texas Instruments India Ltd., Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"Texas Instruments India Ltd., Bangalore, India#TAB#","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007583032","display_name":"Ajoy Mandal","orcid":"https://orcid.org/0000-0002-9566-2474"},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]},{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Ajoy Mandal","raw_affiliation_strings":["Texas Instruments India Ltd., Bangalore, India","Texas Instruments India Ltd., Bangalore, India#TAB#"],"affiliations":[{"raw_affiliation_string":"Texas Instruments India Ltd., Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"Texas Instruments India Ltd., Bangalore, India#TAB#","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043843977","display_name":"Arvind Veeravalli","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Arvind Veeravalli","raw_affiliation_strings":["Texas Instruments India Ltd., Bangalore, India","Texas Instruments India Ltd., Bangalore, India#TAB#"],"affiliations":[{"raw_affiliation_string":"Texas Instruments India Ltd., Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"Texas Instruments India Ltd., Bangalore, India#TAB#","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002913490","display_name":"H. Udayakumar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Udayakumar H","raw_affiliation_strings":["Texas Instruments India Ltd., Bangalore, India","Texas Instruments India Ltd., Bangalore, India#TAB#"],"affiliations":[{"raw_affiliation_string":"Texas Instruments India Ltd., Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"Texas Instruments India Ltd., Bangalore, India#TAB#","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5111893588"],"corresponding_institution_ids":["https://openalex.org/I4210109535","https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":0.5982,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71914884,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"476","last_page":"481"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.7568119168281555},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7526711225509644},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6504722237586975},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5947533249855042},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.5015430450439453},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4497862756252289},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44616830348968506},{"id":"https://openalex.org/keywords/statistical-analysis","display_name":"Statistical analysis","score":0.43906983733177185},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.4320961534976959},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41067641973495483},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.33796828985214233},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.33410364389419556},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2774754762649536},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18329650163650513},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12978985905647278},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10717862844467163},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.10170760750770569}],"concepts":[{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.7568119168281555},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7526711225509644},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6504722237586975},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5947533249855042},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.5015430450439453},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4497862756252289},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44616830348968506},{"id":"https://openalex.org/C2986587452","wikidata":"https://www.wikidata.org/wiki/Q938438","display_name":"Statistical analysis","level":2,"score":0.43906983733177185},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.4320961534976959},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41067641973495483},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.33796828985214233},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.33410364389419556},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2774754762649536},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18329650163650513},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12978985905647278},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10717862844467163},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.10170760750770569},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2009.4810341","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810341","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Responsible consumption and production","id":"https://metadata.un.org/sdg/12","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W612784192","https://openalex.org/W2101896594","https://openalex.org/W2110388256","https://openalex.org/W2120116751","https://openalex.org/W2130512258","https://openalex.org/W2136328167","https://openalex.org/W2141222031","https://openalex.org/W2163262735","https://openalex.org/W2167077570","https://openalex.org/W4254506919","https://openalex.org/W6641884055"],"related_works":["https://openalex.org/W2160859600","https://openalex.org/W3092420867","https://openalex.org/W2115729972","https://openalex.org/W2042032654","https://openalex.org/W2158291854","https://openalex.org/W2123535323","https://openalex.org/W2134944363","https://openalex.org/W4231005419","https://openalex.org/W2025789045","https://openalex.org/W1804063983"],"abstract_inverted_index":{"Statistical":[0],"static":[1,15],"timing":[2,16,28,38,63,106,131,176],"analysis":[3,17],"(SSTA)":[4],"has":[5],"been":[6],"used":[7],"in":[8,29,39,81,88,108,119,163,167,174],"practice":[9],"as":[10,151],"an":[11,100,152],"extension":[12],"to":[13,19,57,79,102],"regular":[14],"(STA)":[18],"analyse":[20],"for":[21,77,155],"the":[22,34,59,70,83,90,93,104,121,125,130,142,145,149],"impact":[23],"of":[24,36,61,85,92,124,139,148,177],"process":[25,31],"variations":[26],"on":[27],"new":[30],"nodes.":[32],"However,":[33],"use":[35,91],"statistical":[37,62,105,146,175],"design":[40,47,71,143,168],"optimization":[41,111],"is":[42],"a":[43,136,164,171,178],"challenge":[44],"that":[45],"chip":[46],"teams":[48],"face.":[49],"In":[50],"this":[51,116],"paper,":[52],"we":[53],"propose":[54,99],"some":[55],"approaches":[56,161],"enable":[58],"comprehension":[60],"behaviour":[64,107],"during":[65],"optimization.":[66],"We":[67,97,113,133,157],"indicate":[68,135],"how":[69,115,159],"standard-cell":[72],"library":[73,150],"can":[74],"be":[75],"analysed":[76],"variation,":[78],"help":[80],"understanding":[82],"robustness":[84],"cells,":[86],"and":[87,170],"enabling":[89],"correct":[94],"logic":[95],"architectures.":[96],"then":[98],"approach":[101,138],"comprehend":[103],"conventional":[109],"(static-timing-based)":[110],"engines.":[112],"show":[114,158],"method":[117],"helps":[118],"optimising":[120,141],"overall":[122],"area":[123],"design,":[126],"while":[127],"simultaneously":[128],"improving":[129],"characteristics.":[132],"also":[134],"complementary":[137],"incrementally":[140],"using":[144],"characteristics":[147],"added":[153],"cost":[154],"sizing.":[156],"these":[160],"resulted":[162],"9.1%":[165],"reduction":[166],"area,":[169],"direct":[172],"improvement":[173],"complex":[179],"real-life":[180],"design.":[181]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}