{"id":"https://openalex.org/W2105865466","doi":"https://doi.org/10.1109/isqed.2009.4810301","title":"An efficient approach to sip design integration","display_name":"An efficient approach to sip design integration","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W2105865466","doi":"https://doi.org/10.1109/isqed.2009.4810301","mag":"2105865466"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810301","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810301","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078996147","display_name":"Meng-Syue Chan","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Meng-Syue Chan","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115602054","display_name":"Chun-Yao Wang","orcid":"https://orcid.org/0000-0002-4536-214X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chun-Yao Wang","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101882689","display_name":"Yung\u2010Chih Chen","orcid":"https://orcid.org/0000-0002-3934-800X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yung-Chih Chen","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5078996147"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.268,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.58334122,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"3","issue":null,"first_page":"241","last_page":"247"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/system-in-package","display_name":"System in package","score":0.6894285678863525},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.650159478187561},{"id":"https://openalex.org/keywords/miniaturization","display_name":"Miniaturization","score":0.6067717671394348},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5845329165458679},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5087462067604065},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.5012221336364746},{"id":"https://openalex.org/keywords/quality","display_name":"Quality (philosophy)","score":0.49183011054992676},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46112316846847534},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4450682997703552},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.4269412159919739},{"id":"https://openalex.org/keywords/manufacturing-cost","display_name":"Manufacturing cost","score":0.425744891166687},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3742688298225403},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.35184741020202637},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3167175352573395},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1254900097846985},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1152498722076416},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.09612536430358887}],"concepts":[{"id":"https://openalex.org/C146667757","wikidata":"https://www.wikidata.org/wiki/Q1457198","display_name":"System in package","level":3,"score":0.6894285678863525},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.650159478187561},{"id":"https://openalex.org/C57528182","wikidata":"https://www.wikidata.org/wiki/Q1271842","display_name":"Miniaturization","level":2,"score":0.6067717671394348},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5845329165458679},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5087462067604065},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.5012221336364746},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.49183011054992676},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46112316846847534},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4450682997703552},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.4269412159919739},{"id":"https://openalex.org/C2778337023","wikidata":"https://www.wikidata.org/wiki/Q6753108","display_name":"Manufacturing cost","level":2,"score":0.425744891166687},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3742688298225403},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.35184741020202637},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3167175352573395},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1254900097846985},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1152498722076416},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.09612536430358887},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2009.4810301","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810301","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.565.7451","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.565.7451","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://nthucad.cs.nthu.edu.tw/~wcyao/publications/2D.13.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.699999988079071}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1504012507","https://openalex.org/W1511688816","https://openalex.org/W1893156667","https://openalex.org/W1902279763","https://openalex.org/W1986027887","https://openalex.org/W2115972747","https://openalex.org/W2119666807","https://openalex.org/W2131198338","https://openalex.org/W2166521894","https://openalex.org/W2475848582","https://openalex.org/W6630018210","https://openalex.org/W6630623413","https://openalex.org/W6639788768","https://openalex.org/W6720855557"],"related_works":["https://openalex.org/W2348807422","https://openalex.org/W2361025757","https://openalex.org/W2050837474","https://openalex.org/W2926730772","https://openalex.org/W1532462972","https://openalex.org/W2389309729","https://openalex.org/W2006466184","https://openalex.org/W3213363813","https://openalex.org/W1484893744","https://openalex.org/W2188058425"],"abstract_inverted_index":{"System-in-package":[0],"(SiP)":[1],"design":[2,27,53],"methodology":[3],"integrates":[4],"multiple":[5],"dies":[6,43,69,89],"which":[7],"come":[8],"from":[9,29],"different":[10,91],"vendors":[11],"into":[12],"a":[13,101,108,112],"package.":[14],"It":[15],"is":[16,104,116],"more":[17],"advantageous":[18],"than":[19],"printed":[20],"circuit":[21],"board":[22],"(PCB)":[23],"and":[24,38,47,93,130],"system-on-a-chip":[25],"(SoC)":[26],"methodologies":[28],"the":[30,50,67,86,119,127,133],"aspects":[31],"of":[32,88,135],"development":[33],"cost,":[34],"power":[35],"consumption,":[36],"time-to-market,":[37],"miniaturization.":[39],"Since":[40],"these":[41,59],"integrated":[42],"can":[44,54],"be":[45,55],"manufactured":[46],"tested":[48],"separately,":[49],"best-quality":[51,60,68],"SiP":[52,98],"achieved":[56,105],"by":[57],"using":[58],"dies.":[61,136],"However,":[62],"with":[63,90],"considering":[64],"cost":[65,103,120],"constraint,":[66,110],"are":[70],"not":[71],"always":[72],"qualified":[73],"due":[74],"to":[75,84,107],"high":[76],"cost.":[77],"Thus,":[78],"this":[79],"paper":[80],"proposes":[81],"an":[82,97],"algorithm":[83],"optimize":[85],"combination":[87,134],"yields":[92],"test":[94],"coverages":[95],"in":[96],"such":[99],"that":[100],"minimal":[102],"subject":[106],"quality":[109],"or":[111],"least":[113],"defect":[114],"level":[115],"reached":[117],"under":[118],"constraint.":[121],"The":[122],"proposed":[123],"method":[124],"significantly":[125],"prunes":[126],"solution":[128],"space,":[129],"efficiently":[131],"determines":[132]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}