{"id":"https://openalex.org/W2129412844","doi":"https://doi.org/10.1109/isqed.2009.4810287","title":"New subthreshold concepts in 65nm CMOS technology","display_name":"New subthreshold concepts in 65nm CMOS technology","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W2129412844","doi":"https://doi.org/10.1109/isqed.2009.4810287","mag":"2129412844"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810287","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810287","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043716992","display_name":"Farshad Moradi","orcid":"https://orcid.org/0000-0001-7077-8545"},"institutions":[{"id":"https://openalex.org/I184942183","display_name":"University of Oslo","ror":"https://ror.org/01xtthb56","country_code":"NO","type":"education","lineage":["https://openalex.org/I184942183"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Farshad Moradi","raw_affiliation_strings":["Nanoelectronics Group, Department of Informatics, University of Oslo, Oslo, Norway","Nanoelectronics Group, Department of Informatics, University of Oslo, NO-0316, NORWAY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanoelectronics Group, Department of Informatics, University of Oslo, Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]},{"raw_affiliation_string":"Nanoelectronics Group, Department of Informatics, University of Oslo, NO-0316, NORWAY","institution_ids":["https://openalex.org/I184942183"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081565415","display_name":"Dag T. Wisland","orcid":"https://orcid.org/0000-0002-3678-3946"},"institutions":[{"id":"https://openalex.org/I184942183","display_name":"University of Oslo","ror":"https://ror.org/01xtthb56","country_code":"NO","type":"education","lineage":["https://openalex.org/I184942183"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Dag T. Wisland","raw_affiliation_strings":["Nanoelectronics Group, Department of Informatics, University of Oslo, Oslo, Norway","Nanoelectronics Group, Department of Informatics, University of Oslo, NO-0316, NORWAY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanoelectronics Group, Department of Informatics, University of Oslo, Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]},{"raw_affiliation_string":"Nanoelectronics Group, Department of Informatics, University of Oslo, NO-0316, NORWAY","institution_ids":["https://openalex.org/I184942183"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066983905","display_name":"Hamid Mahmoodi","orcid":"https://orcid.org/0000-0003-4237-3086"},"institutions":[{"id":"https://openalex.org/I71838634","display_name":"San Francisco State University","ror":"https://ror.org/05ykr0121","country_code":"US","type":"education","lineage":["https://openalex.org/I71838634"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hamid Mahmoodi","raw_affiliation_strings":["School of Engineering, San Francisco State University, San Francisco, CA, USA","School of Engineering San Francisco State University, CA 94132, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, San Francisco State University, San Francisco, CA, USA","institution_ids":["https://openalex.org/I71838634"]},{"raw_affiliation_string":"School of Engineering San Francisco State University, CA 94132, USA#TAB#","institution_ids":["https://openalex.org/I71838634"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063360720","display_name":"Ali Peiravi","orcid":"https://orcid.org/0000-0003-4379-523X"},"institutions":[{"id":"https://openalex.org/I86958956","display_name":"Ferdowsi University of Mashhad","ror":"https://ror.org/00g6ka752","country_code":"IR","type":"education","lineage":["https://openalex.org/I86958956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Ali Peiravi","raw_affiliation_strings":["School of Engineering, Ferdowsi University of Mashhad, Mashhad, Iran","School of Engineering, Ferdowsi University of Mashhad, IRAN#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, Ferdowsi University of Mashhad, Mashhad, Iran","institution_ids":["https://openalex.org/I86958956"]},{"raw_affiliation_string":"School of Engineering, Ferdowsi University of Mashhad, IRAN#TAB#","institution_ids":["https://openalex.org/I86958956"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026627174","display_name":"Snorre Aunet","orcid":"https://orcid.org/0000-0002-6465-8886"},"institutions":[{"id":"https://openalex.org/I184942183","display_name":"University of Oslo","ror":"https://ror.org/01xtthb56","country_code":"NO","type":"education","lineage":["https://openalex.org/I184942183"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Snorre Aunet","raw_affiliation_strings":["Nanoelectronics Group, Department of Informatics, University of Oslo, Oslo, Norway","Nanoelectronics Group, Department of Informatics, University of Oslo, NO-0316, NORWAY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanoelectronics Group, Department of Informatics, University of Oslo, Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]},{"raw_affiliation_string":"Nanoelectronics Group, Department of Informatics, University of Oslo, NO-0316, NORWAY","institution_ids":["https://openalex.org/I184942183"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5105837607","display_name":"Tuan Vu Cao","orcid":null},"institutions":[{"id":"https://openalex.org/I184942183","display_name":"University of Oslo","ror":"https://ror.org/01xtthb56","country_code":"NO","type":"education","lineage":["https://openalex.org/I184942183"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Tuan Vu Cao","raw_affiliation_strings":["Nanoelectronics Group, Department of Informatics, University of Oslo, Oslo, Norway","Nanoelectronics Group, Department of Informatics, University of Oslo, NO-0316, NORWAY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanoelectronics Group, Department of Informatics, University of Oslo, Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]},{"raw_affiliation_string":"Nanoelectronics Group, Department of Informatics, University of Oslo, NO-0316, NORWAY","institution_ids":["https://openalex.org/I184942183"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"162","last_page":"166"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.9010747671127319},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7906554937362671},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.7072473168373108},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6337999105453491},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5972775816917419},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5664930939674377},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5413328409194946},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.531572699546814},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.49820661544799805},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4856516122817993},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.48112669587135315},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4797010123729706},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4197397232055664},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3187791705131531},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27996307611465454},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1126745343208313},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07214388251304626}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.9010747671127319},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7906554937362671},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.7072473168373108},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6337999105453491},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5972775816917419},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5664930939674377},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5413328409194946},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.531572699546814},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.49820661544799805},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4856516122817993},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.48112669587135315},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4797010123729706},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4197397232055664},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3187791705131531},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27996307611465454},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1126745343208313},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07214388251304626},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/isqed.2009.4810287","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810287","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.565.8378","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.565.8378","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://online.sfsu.edu/mahmoodi/papers/paper_C51.pdf","raw_type":"text"},{"id":"pmh:oai:pure.atira.dk:publications/90b98e89-1088-4d37-8210-550bb9b1c224","is_oa":false,"landing_page_url":"http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4810287","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Moradi, F, Wisland, D T, Mahmoodi, H, Peiravi, A & Tuan Vu, C 2009, 'New subthreshold concepts in 65nm CMOS technology', Paper presented at IEEE International Symposium on Quality Electronic Design, San Jose, United States, 16/03/2009 - 18/03/2009. < http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4810287 >","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1556319557","https://openalex.org/W1864703715","https://openalex.org/W1949737515","https://openalex.org/W1970725422","https://openalex.org/W2027981717","https://openalex.org/W2083626899","https://openalex.org/W2098194061","https://openalex.org/W2103227017","https://openalex.org/W2109195618","https://openalex.org/W2109769819","https://openalex.org/W2137616964","https://openalex.org/W2145136827","https://openalex.org/W2147485935","https://openalex.org/W2153087955","https://openalex.org/W2169263481","https://openalex.org/W2172276898","https://openalex.org/W4251240676","https://openalex.org/W4253620068","https://openalex.org/W4285719527","https://openalex.org/W6675468258","https://openalex.org/W6681533264"],"related_works":["https://openalex.org/W2952987165","https://openalex.org/W3107541594","https://openalex.org/W2020064877","https://openalex.org/W2056387586","https://openalex.org/W2167755006","https://openalex.org/W1515931217","https://openalex.org/W2545960595","https://openalex.org/W2122945703","https://openalex.org/W2044919502","https://openalex.org/W2104408907"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"challenges":[3],"observed":[4],"in":[5,54],"65":[6],"nm":[7],"technology":[8],"for":[9,23,33,64],"circuits":[10,18,51],"utilizing":[11],"subthreshold":[12,34],"region":[13],"operation":[14],"are":[15,19,43,52,96],"presented.":[16],"Different":[17],"analyzed":[20,44],"and":[21,45,69,92],"simulated":[22],"ultra":[24,65],"low":[25,66],"supply":[26,67],"voltages":[27],"to":[28,56],"find":[29],"the":[30,38,76,89,93],"best":[31],"topology":[32,59],"operation.":[35],"To":[36],"support":[37],"theoretical":[39],"discussions":[40],"different":[41],"topologies":[42],"simulated.":[46],"Various":[47],"aspects":[48],"of":[49],"flip-flop":[50],"described":[53],"detail":[55],"study":[57],"which":[58],"would":[60],"be":[61],"most":[62],"suitable":[63],"voltage":[68],"low-power":[70],"applications.":[71],"Simulation":[72],"results":[73],"show":[74],"that":[75],"power":[77],"consumption":[78],"decreases":[79],"by":[80],"at":[81],"least":[82],"23%":[83],"compared":[84],"with":[85],"other":[86],"flip-flops.":[87],"Also,":[88],"setup":[90],"time":[91,95],"hold":[94],"improved.":[97]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}