{"id":"https://openalex.org/W2148292324","doi":"https://doi.org/10.1109/isqed.2009.4810285","title":"3D-GCP: An analytical model for the impact of process variations on the critical path delay distribution of 3D ICs","display_name":"3D-GCP: An analytical model for the impact of process variations on the critical path delay distribution of 3D ICs","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W2148292324","doi":"https://doi.org/10.1109/isqed.2009.4810285","mag":"2148292324"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810285","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810285","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010950688","display_name":"Siddharth Garg","orcid":"https://orcid.org/0000-0002-6158-9512"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Siddharth Garg","raw_affiliation_strings":["Department of ECE, Carnegie Mellon University, PA, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Carnegie Mellon University, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065985595","display_name":"Diana Marculescu","orcid":"https://orcid.org/0000-0002-5734-4221"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Diana Marculescu","raw_affiliation_strings":["Department of ECE, Carnegie Mellon University, PA, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Carnegie Mellon University, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5010950688"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":5.1818,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.95715254,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"147","last_page":"155"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5991910696029663},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5822282433509827},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5749029517173767},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.573017954826355},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.5633549690246582},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5631797313690186},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5252679586410522},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.46029365062713623},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.44759565591812134},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44454923272132874},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4354778230190277},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4165683388710022},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19311171770095825},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1839575469493866},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15288802981376648}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5991910696029663},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5822282433509827},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5749029517173767},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.573017954826355},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.5633549690246582},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5631797313690186},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5252679586410522},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.46029365062713623},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.44759565591812134},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44454923272132874},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4354778230190277},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4165683388710022},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19311171770095825},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1839575469493866},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15288802981376648},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2009.4810285","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810285","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.159.9325","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.159.9325","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.cmu.edu/~dianam/conferences/isqed09.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1541633348","https://openalex.org/W1562147356","https://openalex.org/W1846979026","https://openalex.org/W2017539929","https://openalex.org/W2033443176","https://openalex.org/W2069345435","https://openalex.org/W2098736822","https://openalex.org/W2106537813","https://openalex.org/W2108880814","https://openalex.org/W2114542420","https://openalex.org/W2124465240","https://openalex.org/W2126073857","https://openalex.org/W2144149750","https://openalex.org/W2146743175","https://openalex.org/W2171825402","https://openalex.org/W2296319761","https://openalex.org/W3145025383","https://openalex.org/W4250509850","https://openalex.org/W4250589301","https://openalex.org/W6678980098"],"related_works":["https://openalex.org/W2016970881","https://openalex.org/W2333804548","https://openalex.org/W4235807419","https://openalex.org/W1990828594","https://openalex.org/W2144633290","https://openalex.org/W3093450488","https://openalex.org/W2027159884","https://openalex.org/W2338273177","https://openalex.org/W2051928579","https://openalex.org/W2470954454"],"abstract_inverted_index":{"3D":[0,75,86,116,142,183,203],"Integrated":[1],"Circuits":[2],"(ICs)":[3],"have":[4],"been":[5],"recently":[6],"proposed":[7,78,241],"as":[8,97,134],"a":[9,115,124,202,212,229,234],"solution":[10],"to":[11,27,37,51,99,122,129,136,145,176,197,248],"the":[12,21,39,52,57,63,69,92,106,141,163,182,192,198,208,215,222,240],"increasing":[13,28],"wire":[14],"delay":[15],"concerns":[16],"in":[17,30,181,221,233,250],"scaled":[18],"technologies.":[19],"At":[20],"same":[22,107],"time,":[23],"technology":[24],"scaling":[25],"leads":[26],"variability":[29],"manufacturing":[31],"process":[32,66,95],"parameters,":[33],"making":[34],"it":[35],"imperative":[36],"quantify":[38],"impact":[40,64,93],"of":[41,54,65,72,94,109,162,194,201,211,239],"these":[42],"variations":[43,67,96],"on":[44,68],"performance.":[45],"In":[46,103],"this":[47],"work,":[48],"we":[49,112,186],"take,":[50],"best":[53],"our":[55],"knowledge,":[56],"first":[58],"step":[59],"towards":[60],"formally":[61],"modeling":[62],"clock":[70],"frequency":[71,126],"fully-synchronous":[73],"(FS)":[74],"ICs.":[76],"The":[77,237],"analytical":[79],"models":[80,137,143,242],"demonstrate":[81],"theoretically":[82,188],"and":[83,189,246,256],"experimentally":[84,244],"that":[85,114,157,171,191],"designs":[87],"behave":[88],"very":[89],"differently":[90],"under":[91],"compared":[98,128],"equivalent":[100],"2D":[101,131,139,223,235],"designs.":[102],"particular,":[104],"for":[105,138,148],"number":[108],"critical":[110,153,169,195],"paths,":[111,154],"show":[113],"design":[117],"is":[118,227,243],"always":[119],"less":[120],"likely":[121],"meet":[123],"pre-defined":[125],"target":[127],"its":[130],"counterpart.":[132],"Furthermore,":[133],"opposed":[135],"ICs,":[140],"need":[144],"accurately":[146],"account":[147],"not":[149,219],"only":[150,228],"within-die":[151],"(WID)":[152],"i.e.,":[155],"paths":[156,170,196],"lie":[158],"entirely":[159],"within":[160],"one":[161],"die":[164,199,231],"layers,":[165],"but":[166],"also":[167,206],"D2D":[168],"use":[172],"through-silicon":[173],"vias":[174],"(TSVs)":[175],"span":[177],"across":[178],"multiple":[179],"dies":[180],"stack.":[184],"Finally,":[185],"show,":[187],"experimentally,":[190],"mapping":[193,216],"layers":[200],"IC":[204],"can":[205],"affect":[207],"timing":[209],"yield":[210],"design,":[213],"while":[214],"issue":[217],"does":[218],"arise":[220],"case":[224],"since":[225],"there":[226],"single":[230],"layer":[232],"IC.":[236],"accuracy":[238],"verified":[245],"found":[247],"be":[249],"excellent":[251],"agreement":[252],"with":[253],"detailed":[254],"SPICE":[255],"gate-level":[257],"Monte":[258],"Carlo":[259],"(MC)":[260],"simulations.":[261]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":5}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}