{"id":"https://openalex.org/W1988584938","doi":"https://doi.org/10.1109/isqed.2009.4810273","title":"PETE: A device/circuit analysis framework for evaluation and comparison of charge based emerging devices","display_name":"PETE: A device/circuit analysis framework for evaluation and comparison of charge based emerging devices","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W1988584938","doi":"https://doi.org/10.1109/isqed.2009.4810273","mag":"1988584938"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810273","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810273","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085682261","display_name":"Charles Augustine","orcid":"https://orcid.org/0000-0001-8892-6286"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Charles Augustine","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","School of Electrical and Computer Engineering. Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering. Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091408102","display_name":"Arijit Raychowdhury","orcid":"https://orcid.org/0000-0001-8391-0576"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arijit Raychowdhury","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084088491","display_name":"Yunfei Gao","orcid":"https://orcid.org/0000-0002-9651-078X"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yunfei Gao","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","School of Electrical and Computer Engineering. Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering. Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090995361","display_name":"Mark Lundstrom","orcid":"https://orcid.org/0000-0003-1460-7973"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Lundstrom","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","School of Electrical and Computer Engineering. Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering. Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0000-0002-0735-9695"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kaushik Roy","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","School of Electrical and Computer Engineering. Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering. Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.9417,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.834324,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"7","issue":null,"first_page":"80","last_page":"85"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5935869216918945},{"id":"https://openalex.org/keywords/transistor-model","display_name":"Transistor model","score":0.5436316132545471},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.536555290222168},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4589049220085144},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.444438099861145},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.43924883008003235},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.43544501066207886},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4151628017425537},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4107244610786438},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3953179121017456},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.23290765285491943},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21705135703086853},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17620372772216797},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11221054196357727}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5935869216918945},{"id":"https://openalex.org/C150169584","wikidata":"https://www.wikidata.org/wiki/Q7834319","display_name":"Transistor model","level":4,"score":0.5436316132545471},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.536555290222168},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4589049220085144},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.444438099861145},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.43924883008003235},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.43544501066207886},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4151628017425537},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4107244610786438},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3953179121017456},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23290765285491943},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21705135703086853},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17620372772216797},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11221054196357727},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2009.4810273","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810273","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.49000000953674316,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1210565257","https://openalex.org/W2022891092","https://openalex.org/W2050134241","https://openalex.org/W2106314093","https://openalex.org/W2145738666","https://openalex.org/W2161954730","https://openalex.org/W4302329367"],"related_works":["https://openalex.org/W2018705424","https://openalex.org/W2130884314","https://openalex.org/W2516998071","https://openalex.org/W2384001120","https://openalex.org/W2172415194","https://openalex.org/W2196564664","https://openalex.org/W4248191778","https://openalex.org/W1574654595","https://openalex.org/W2128832465","https://openalex.org/W2031074446"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"PETE,":[3,91],"a":[4,68,71,100,139,185,193,217],"tool":[5,22,135],"that":[6,26,73,93,215],"has":[7,199],"been":[8,200],"developed":[9,90],"for":[10,63,206],"circuit/system":[11,143],"level":[12,50,144,187],"evaluation":[13],"of":[14,42,60,81,106,142,151,188,225],"nanoscaled":[15],"devices.":[16],"The":[17,116],"motivation":[18],"behind":[19],"developing":[20],"this":[21,86],"is":[23,67],"the":[24,39,53,56,79,82,134,180,203],"fact":[25],"traditional":[27,194],"device":[28,66,94,109,131,163],"metrics":[29,145],"like":[30],"CV/Ion,":[31],"Ioff":[32],"or":[33,47,130],"CV2f":[34],"can":[35,74,98,120,136,221],"no":[36],"longer":[37],"capture":[38],"true":[40],"potential":[41,80],"semiconductor":[43],"devices":[44],"and":[45,58,95,102,124,133,149,156,174,179,209],"underestimate":[46],"overestimate":[48],"system":[49],"performance.":[51],"At":[52],"same":[54],"time,":[55],"development":[57],"deployment":[59],"compact":[61,114],"models":[62],"any":[64,107],"new":[65,108,228],"time-consuming":[69],"effort,":[70],"task":[72],"only":[75],"be":[76,121],"undertaken":[77],"once":[78],"de":[83],"established.":[84],"Towards":[85],"end,":[87],"we":[88],"have":[89,159],"so":[92],"circuit":[96],"designers":[97],"perform":[99],"fast":[101],"reasonably":[103],"accurate":[104,223],"estimation":[105,224],"without":[110],"having":[111],"to":[112,118,147,192],"develop":[113],"models.":[115],"inputs":[117],"PETE":[119,178,198],"numerical":[122],"I-V":[123],"C-V":[125],"characteristics":[126],"(derived":[127],"from":[128],"experiments":[129],"simulations),":[132],"numerically":[137],"evaluate":[138],"wide":[140],"array":[141],"pertaining":[146],"performance":[148],"power":[150],"logic":[152],"gates,":[153],"ring":[154],"oscillators":[155],"mega-cells.":[157],"We":[158],"evaluated":[160],"four":[161],"emerging":[162],"technologies,":[164],"namely,":[165],"15nm":[166],"Silicon":[167],"MOSFET":[168],"transistors,":[169,171,173],"Multi":[170],"Band-to-band-tunneling":[172],"Ferroelectric":[175],"FETs":[176],"with":[177],"results":[181],"obtained":[182],"are":[183],"within":[184],"5%":[186],"inaccuracy":[189],"when":[190],"compared":[191],"SPICE":[195],"based":[196],"approach.":[197],"deployed":[201],"on":[202],"nanoHUB":[204],"(nanohub.org)":[205],"public":[207],"use,":[208],"its":[210],"simple":[211],"web":[212],"interface":[213],"ensures":[214],"even":[216],"non-expert":[218],"in":[219],"circuits":[220],"obtain":[222],"performance-power":[226],"trade":[227],"technology.":[229]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}