{"id":"https://openalex.org/W2106877574","doi":"https://doi.org/10.1109/isqed.2009.4810272","title":"Characterization of sequential cells for constraint sensitivities","display_name":"Characterization of sequential cells for constraint sensitivities","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W2106877574","doi":"https://doi.org/10.1109/isqed.2009.4810272","mag":"2106877574"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810272","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810272","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063108320","display_name":"Savithri Sundareswaran","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Savithri Sundareswaran","raw_affiliation_strings":["Freescale Semiconductor, Inc., Austin, TX, USA","Freescale Semiconductor, Austin, Texas, USA"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductor, Austin, Texas, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100904984","display_name":"Rajendran Panda","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajendran Panda","raw_affiliation_strings":["University of Texas, Austin, Austin, TX, USA","Freescale Semiconductor, Austin, Texas, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas, Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Freescale Semiconductor, Austin, Texas, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068070739","display_name":"Jacob A. Abraham","orcid":"https://orcid.org/0000-0002-5336-5631"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jacob A. Abraham","raw_affiliation_strings":["Freescale Semiconductor, Inc., Austin, TX, USA","The University of Texas at Austin,USA"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"The University of Texas at Austin,USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103232124","display_name":"Yun Zhang","orcid":"https://orcid.org/0000-0003-4963-7179"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yun Zhang","raw_affiliation_strings":["Freescale Semiconductor, Inc., Austin, TX, USA","Freescale Semiconductor, Austin, Texas, USA"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductor, Austin, Texas, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013967594","display_name":"Amit Kumar Mittal","orcid":"https://orcid.org/0000-0002-7941-5908"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Amit Mittal","raw_affiliation_strings":["Freescale Semiconductor, Inc., Austin, TX, USA","Freescale Semiconductor, Austin, Texas, USA"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductor, Austin, Texas, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5063108320"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7915,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.73547114,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"74","last_page":"79"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.7899003028869629},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7181816697120667},{"id":"https://openalex.org/keywords/characterization","display_name":"Characterization (materials science)","score":0.6227555274963379},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.5612620115280151},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.535201370716095},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5278734564781189},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4873431622982025},{"id":"https://openalex.org/keywords/time-constraint","display_name":"Time constraint","score":0.4620913863182068},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17231640219688416},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07678627967834473},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.06983044743537903},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.06506103277206421}],"concepts":[{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.7899003028869629},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7181816697120667},{"id":"https://openalex.org/C2780841128","wikidata":"https://www.wikidata.org/wiki/Q5073781","display_name":"Characterization (materials science)","level":2,"score":0.6227555274963379},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.5612620115280151},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.535201370716095},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5278734564781189},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4873431622982025},{"id":"https://openalex.org/C2775907273","wikidata":"https://www.wikidata.org/wiki/Q7805281","display_name":"Time constraint","level":2,"score":0.4620913863182068},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17231640219688416},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07678627967834473},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.06983044743537903},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.06506103277206421},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2009.4810272","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810272","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1528617028","https://openalex.org/W1979020681","https://openalex.org/W2105638176","https://openalex.org/W2114336500","https://openalex.org/W2120566121","https://openalex.org/W2130601386","https://openalex.org/W2147120839","https://openalex.org/W2153138227","https://openalex.org/W2163262735","https://openalex.org/W2165740397","https://openalex.org/W2166751677","https://openalex.org/W4230035938","https://openalex.org/W4233746278","https://openalex.org/W4247051704","https://openalex.org/W6641884055","https://openalex.org/W6644777513"],"related_works":["https://openalex.org/W2064309607","https://openalex.org/W3200670168","https://openalex.org/W2090344631","https://openalex.org/W3125309996","https://openalex.org/W4313469555","https://openalex.org/W2727768280","https://openalex.org/W2388258497","https://openalex.org/W2115801872","https://openalex.org/W4399396045","https://openalex.org/W2963261759"],"abstract_inverted_index":{"For":[0],"timing":[1,40],"analysis,":[2],"each":[3],"flip-flop":[4],"and":[5,18],"latch":[6],"in":[7,35,96],"a":[8,72],"standard":[9],"library":[10],"is":[11],"characterized":[12,27],"for":[13,28,63,76],"two":[14],"constraints:":[15],"setup":[16],"time":[17,20,57],"hold":[19],"constraints.":[21],"These":[22],"constraints":[23],"need":[24],"to":[25,31,37,47],"be":[26],"their":[29],"sensitivities":[30,86],"the":[32,54,85],"variation":[33],"parameters":[34],"order":[36],"perform":[38,48],"statistical":[39,49,60,77],"analysis.":[41],"Several":[42],"approaches":[43],"have":[44],"been":[45],"proposed":[46],"characterization":[50,61,78],"of":[51,79,107],"delays.":[52],"However,":[53],"predominant":[55],"computation":[56],"requirements":[58],"during":[59],"are":[62],"constraint":[64,80],"sensitivity":[65],"characterization.":[66],"In":[67],"this":[68],"paper":[69],"we":[70],"propose":[71],"new":[73],"delay-based":[74],"approach":[75,91],"sensitivities.":[81],"We":[82],"show":[83],"that":[84],"obtained":[87],"using":[88],"such":[89],"an":[90,93],"on":[92],"average":[94],"result":[95],"150times":[97],"runtime":[98],"improvement":[99],"comparing":[100],"with":[101],"traditional":[102],"approaches,":[103],"without":[104],"significant":[105],"loss":[106],"accuracy.":[108]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}