{"id":"https://openalex.org/W2102178383","doi":"https://doi.org/10.1109/isqed.2009.4810270","title":"Leakage optimization using transistor-level dual threshold voltage cell library","display_name":"Leakage optimization using transistor-level dual threshold voltage cell library","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W2102178383","doi":"https://doi.org/10.1109/isqed.2009.4810270","mag":"2102178383"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810270","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810270","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075929616","display_name":"C. Nagarajan","orcid":null},"institutions":[{"id":"https://openalex.org/I135428043","display_name":"Cisco Systems (United States)","ror":"https://ror.org/03yt1ez60","country_code":"US","type":"company","lineage":["https://openalex.org/I135428043"]},{"id":"https://openalex.org/I151281966","display_name":"Cisco Systems (China)","ror":"https://ror.org/02qy75381","country_code":"CN","type":"company","lineage":["https://openalex.org/I135428043","https://openalex.org/I151281966"]}],"countries":["CN","US"],"is_corresponding":true,"raw_author_name":"Chandra S. Nagarajan","raw_affiliation_strings":["Cisco Systems, Inc., San Jose, CA, USA","Cisco Systems, Inc., San Jose, CA , USA"],"affiliations":[{"raw_affiliation_string":"Cisco Systems, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I135428043"]},{"raw_affiliation_string":"Cisco Systems, Inc., San Jose, CA , USA","institution_ids":["https://openalex.org/I151281966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103671105","display_name":"Yuan Lin","orcid":"https://orcid.org/0000-0002-7625-7852"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"Lin Yuan","raw_affiliation_strings":["Synopsys, Inc., Mountain View, CA, USA","Synopsys, Inc. Mountain View, CA USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys, Inc. Mountain View, CA USA","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012474783","display_name":"Gang Qu","orcid":"https://orcid.org/0000-0001-6759-8949"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gang Qu","raw_affiliation_strings":["University of Maryland, College Park, MD, USA","University of Maryland \u2014 College Park, USA,"],"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"University of Maryland \u2014 College Park, USA,","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023302157","display_name":"Barbara G. Stamps","orcid":null},"institutions":[{"id":"https://openalex.org/I4210150581","display_name":"Atmel (United States)","ror":"https://ror.org/03v861t80","country_code":"US","type":"company","lineage":["https://openalex.org/I4210150581"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Barbara G. Stamps","raw_affiliation_strings":["Atmel Corporation, Columbia, MD, USA","Atmel Corp., Columbia, MD, USA"],"affiliations":[{"raw_affiliation_string":"Atmel Corporation, Columbia, MD, USA","institution_ids":["https://openalex.org/I4210150581"]},{"raw_affiliation_string":"Atmel Corp., Columbia, MD, USA","institution_ids":["https://openalex.org/I4210150581"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5075929616"],"corresponding_institution_ids":["https://openalex.org/I135428043","https://openalex.org/I151281966"],"apc_list":null,"apc_paid":null,"fwci":0.2991,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.63253476,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"62","last_page":"67"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6442993879318237},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.585369884967804},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5118564963340759},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4708549380302429},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.4632948637008667},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.4475468397140503},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4307031035423279},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3527568280696869},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.33490103483200073},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2756028175354004},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1869228184223175},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1770603358745575},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16013288497924805},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0963318943977356}],"concepts":[{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6442993879318237},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.585369884967804},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5118564963340759},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4708549380302429},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.4632948637008667},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.4475468397140503},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4307031035423279},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3527568280696869},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.33490103483200073},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2756028175354004},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1869228184223175},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1770603358745575},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16013288497924805},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0963318943977356},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2009.4810270","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810270","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5400000214576721,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1913985116","https://openalex.org/W1949737515","https://openalex.org/W1989716769","https://openalex.org/W2009919067","https://openalex.org/W2026078757","https://openalex.org/W2042352336","https://openalex.org/W2107877082","https://openalex.org/W2108049334","https://openalex.org/W2112045932","https://openalex.org/W2113996606","https://openalex.org/W2114621701","https://openalex.org/W2122440811","https://openalex.org/W2123782435","https://openalex.org/W2127039903","https://openalex.org/W2152510528","https://openalex.org/W4241101913","https://openalex.org/W4254851307","https://openalex.org/W6677950995"],"related_works":["https://openalex.org/W2900067469","https://openalex.org/W2130342263","https://openalex.org/W2968511773","https://openalex.org/W2031753133","https://openalex.org/W2051041430","https://openalex.org/W2151657833","https://openalex.org/W1554205582","https://openalex.org/W2080129643","https://openalex.org/W3111996845","https://openalex.org/W3139630586"],"abstract_inverted_index":{"Recently,":[0],"a":[1,44,88,143,191],"transistor":[2],"level":[3,183],"dual-V":[4],"<sub":[5,24,33,57,98,186,196],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[6,25,34,58,99,187,197],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">th</sub>":[7,26,35,59,100,188,198],"technique":[8],"has":[9],"been":[10],"proposed,":[11],"where":[12],"transistors":[13],"within":[14],"the":[15,29,53,164,180],"same":[16],"cell":[17,47],"are":[18],"allowed":[19],"to":[20,27,42,75,90,118,175],"have":[21],"different":[22],"V":[23,32,56,97,185,195],"form":[28],"so-call":[30],"mixed":[31],"(MVT)":[36],"cell.":[37],"However,":[38],"it":[39,51,167],"is":[40],"impractical":[41],"build":[43,133],"full":[45,192],"MVT":[46,84,135,159],"library":[48,136,145,160],"and":[49,92,154,173],"include":[50],"in":[52,114,124,142],"standard":[54,144],"dual":[55,96,184],"design":[60,70,106,127,189],"flow.":[61,107],"To":[62],"make":[63],"this":[64,116,158],"practical,":[65],"current":[66],"approach":[67],"adds":[68],"another":[69],"phase":[71],"after":[72],"technology":[73,101],"mapping":[74],"replace":[76],"high":[77,194],"leakage":[78,83,120,177],"cells":[79,141],"with":[80,190],"their":[81],"low":[82,104],"variants.":[85],"We":[86],"propose":[87],"method":[89,117],"seamlessly":[91],"effectively":[93],"integrate":[94],"transistor-level":[95],"into":[102],"existing":[103],"power":[105],"This":[108],"paper":[109],"reports":[110],"our":[111],"successful":[112],"experience":[113],"applying":[115],"optimize":[119],"under":[121],"timing":[122],"constraints":[123],"an":[125,134,169],"industrial":[126,156],"environment.":[128],"For":[129],"demonstration":[130],"purpose,":[131],"we":[132],"based":[137],"on":[138],"only":[139],"15":[140],"that":[146],"contains":[147],"590":[148],"cells.":[149],"On":[150],"11":[151],"ISCAS":[152],"benchmarks":[153],"three":[155],"designs,":[157],"optimizes":[161],"27%":[162],"of":[163,171],"design.":[165],"Yet":[166],"gives":[168],"average":[170],"9%":[172],"up":[174],"25%":[176],"saving":[178],"over":[179],"state-of-art":[181],"gate":[182],"size":[193],"library.":[199]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}