{"id":"https://openalex.org/W2114326457","doi":"https://doi.org/10.1109/isqed.2009.4810266","title":"On-chip dynamic worst-case crosstalk pattern detection and elimination for bus-based macro-cell designs","display_name":"On-chip dynamic worst-case crosstalk pattern detection and elimination for bus-based macro-cell designs","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W2114326457","doi":"https://doi.org/10.1109/isqed.2009.4810266","mag":"2114326457"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810266","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810266","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004359580","display_name":"Hariharan Sankaran","orcid":null},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hariharan Sankaran","raw_affiliation_strings":["CSE Department, University of South Florida, Tampa, FL, USA","[CSE Department, University of South Florida, 4202 E. Fowler Ave., ENB 118, Tampa, 33620, USA]"],"affiliations":[{"raw_affiliation_string":"CSE Department, University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]},{"raw_affiliation_string":"[CSE Department, University of South Florida, 4202 E. Fowler Ave., ENB 118, Tampa, 33620, USA]","institution_ids":["https://openalex.org/I2613432"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016167446","display_name":"Srinivas Katkoori","orcid":"https://orcid.org/0000-0002-7589-5836"},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srinivas Katkoori","raw_affiliation_strings":["CSE Department, University of South Florida, Tampa, FL, USA","[CSE Department, University of South Florida, 4202 E. Fowler Ave., ENB 118, Tampa, 33620, USA]"],"affiliations":[{"raw_affiliation_string":"CSE Department, University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]},{"raw_affiliation_string":"[CSE Department, University of South Florida, 4202 E. Fowler Ave., ENB 118, Tampa, 33620, USA]","institution_ids":["https://openalex.org/I2613432"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5004359580"],"corresponding_institution_ids":["https://openalex.org/I2613432"],"apc_list":null,"apc_paid":null,"fwci":1.1963,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.8091812,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"23","issue":null,"first_page":"33","last_page":"39"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5486446619033813},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.5437399744987488},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5407810807228088},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5237386226654053},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4671551585197449},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4595692455768585},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4356307089328766},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4159693121910095},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3960118293762207},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.384236603975296},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3534776568412781},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28940290212631226},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.23164868354797363}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5486446619033813},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.5437399744987488},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5407810807228088},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5237386226654053},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4671551585197449},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4595692455768585},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4356307089328766},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4159693121910095},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3960118293762207},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.384236603975296},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3534776568412781},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28940290212631226},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.23164868354797363},{"id":"https://openalex.org/C147789679","wikidata":"https://www.wikidata.org/wiki/Q11372","display_name":"Physical chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2009.4810266","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810266","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1554572266","https://openalex.org/W1925940803","https://openalex.org/W1963845997","https://openalex.org/W1974583787","https://openalex.org/W2106675540","https://openalex.org/W2110477661","https://openalex.org/W2113222277","https://openalex.org/W2115862704","https://openalex.org/W2132703824","https://openalex.org/W2133224839","https://openalex.org/W2136728320","https://openalex.org/W2144493049","https://openalex.org/W2146414359","https://openalex.org/W2157762496","https://openalex.org/W2161954515","https://openalex.org/W2170722955","https://openalex.org/W2201681339","https://openalex.org/W4237326152","https://openalex.org/W4247160936","https://openalex.org/W4247998816","https://openalex.org/W4249751941","https://openalex.org/W4252202715","https://openalex.org/W4254700377"],"related_works":["https://openalex.org/W39373273","https://openalex.org/W2167472940","https://openalex.org/W2098026815","https://openalex.org/W2103645363","https://openalex.org/W2072989701","https://openalex.org/W1738647919","https://openalex.org/W3000179092","https://openalex.org/W2050511294","https://openalex.org/W1986774039","https://openalex.org/W2118321428"],"abstract_inverted_index":{"We":[0],"are":[1,26,95],"proposing":[2],"an":[3,126,159],"on-chip":[4,144,149],"technique":[5,42,124,169],"to":[6,49,68,97,140],"dynamically":[7],"detect":[8,50],"and":[9,15,32,91],"eliminate":[10],"worst-case":[11,54],"crosstalk":[12,24,45,55,78],"pattern":[13,46,79,105],"(4Cc":[14],"3Cc)":[16],"induced":[17],"delay":[18],"in":[19,62,71,135,173],"bus-based":[20],"macro-cell":[21],"designs.":[22],"The":[23,40],"patterns":[25,56],"classified":[27],"as":[28],"4Cc,":[29],"3Cc,":[30],"2Cc,":[31],"Cc":[33],"based":[34],"on":[35,106,116,148],"Miller":[36],"coupling":[37,107],"effect":[38],"(MCF).":[39],"proposed":[41,123,143,168],"implements":[43],"a":[44],"detection":[47,75],"unit":[48],"the":[51,59,66,80,100,122],"occurrence":[52],"of":[53,76,82,102,130,163],"by":[57],"comparing":[58],"data":[60,67,84],"transmitted":[61,70],"previous":[63],"cycle":[64,90],"with":[65,132,153,170],"be":[69],"current":[72,83],"cycle.":[73],"On":[74],"worstcase":[77],"transmission":[81],"is":[85,109],"postponed":[86],"for":[87],"one":[88],"clock":[89],"instead":[92],"bus":[93,136,174],"lines":[94],"reset":[96],"ensure":[98],"that":[99,121],"impact":[101],"signal":[103],"transition":[104],"capacitance":[108],"always":[110],"2Cc":[111],"or":[112],"less.":[113],"Experimental":[114,146],"results":[115,147],"four":[117],"HLS":[118],"benchmarks":[119],"shows":[120,158],"provides":[125],"average":[127,160],"performance":[128,161],"improvement":[129,162],"23%":[131],"3%":[133,171],"increase":[134,172],"area":[137],"overhead":[138],"compared":[139],"designs":[141,166],"without":[142,167],"technique.":[145],"microprocessor":[150],"buses":[151],"simulated":[152],"SPEC2000":[154],"benchmark":[155],"suite":[156],"[4]":[157],"43%":[164],"over":[165],"area.":[175]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}