{"id":"https://openalex.org/W2148567618","doi":"https://doi.org/10.1109/isqed.2008.4479850","title":"Compact FinFET Memory Circuits with P-Type Data Access Transistors for Low Leakage and Robust Operation","display_name":"Compact FinFET Memory Circuits with P-Type Data Access Transistors for Low Leakage and Robust Operation","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2148567618","doi":"https://doi.org/10.1109/isqed.2008.4479850","mag":"2148567618"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2008.4479850","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479850","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081512326","display_name":"Sherif Abdulkader Tawfik","orcid":"https://orcid.org/0000-0003-3592-1419"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sherif A. Tawfik","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042147600","display_name":"Volkan Kursun","orcid":"https://orcid.org/0000-0002-8050-1774"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Volkan Kursun","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":3.321,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.92840082,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"1","issue":null,"first_page":"855","last_page":"860"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.9393070936203003},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7709900736808777},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7609453201293945},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6971014738082886},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5142764449119568},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.49155983328819275},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.49060335755348206},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.48574334383010864},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4774754047393799},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.4629894495010376},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43989115953445435},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.42344826459884644},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.345784991979599},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3291495442390442},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3265480101108551},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30053865909576416}],"concepts":[{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.9393070936203003},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7709900736808777},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7609453201293945},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6971014738082886},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5142764449119568},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.49155983328819275},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.49060335755348206},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.48574334383010864},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4774754047393799},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.4629894495010376},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43989115953445435},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.42344826459884644},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.345784991979599},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3291495442390442},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3265480101108551},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30053865909576416},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2008.4479850","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479850","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-41358","is_oa":false,"landing_page_url":"http://repository.hkust.edu.hk/ir/Record/1783.1-41358","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference paper"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1489111899","https://openalex.org/W1489322347","https://openalex.org/W1896973036","https://openalex.org/W2002612140","https://openalex.org/W2101363719","https://openalex.org/W2107701773","https://openalex.org/W2112340819","https://openalex.org/W2113362353","https://openalex.org/W2130200140","https://openalex.org/W2162241613"],"related_works":["https://openalex.org/W4398784231","https://openalex.org/W4388836178","https://openalex.org/W2031972468","https://openalex.org/W1510452813","https://openalex.org/W2297319780","https://openalex.org/W1563147421","https://openalex.org/W2123053440","https://openalex.org/W2178217057","https://openalex.org/W2379197520","https://openalex.org/W2135901990"],"abstract_inverted_index":{"A":[0],"new":[1],"six":[2],"transistor":[3],"(6":[4],"T)":[5],"SRAM":[6,39,81,115,152],"cell":[7,82,136,153],"with":[8,83,107,117],"PMOS":[9,57],"access":[10,58,120],"transistors":[11,121],"is":[12,53,63,99],"proposed":[13,38,112],"in":[14,102,159],"this":[15],"paper":[16],"for":[17,155],"reducing":[18,68],"the":[19,25,29,37,41,45,69,84,95,123,128,131,135],"leakage":[20,70,126],"power":[21,71],"consumption":[22],"while":[23,67],"enhancing":[24],"data":[26,46,119,157],"stability":[27,62,158],"and":[28,134,142],"integration":[30],"density":[31],"of":[32,90,94],"FinFET":[33,80,93,114,151,163],"memory":[34],"circuits.":[35],"With":[36],"circuit,":[40],"voltage":[42],"disturbance":[43],"at":[44],"storage":[47],"nodes":[48],"during":[49],"a":[50,77,148,160],"read":[51,61,129],"operation":[52],"reduced":[54],"by":[55,65,72,138],"utilizing":[56],"transistors.":[59,87,110],"The":[60,111],"enhanced":[64],"60%":[66],"21%":[73],"as":[74,145],"compared":[75,146],"to":[76,104,147],"standard":[78,149],"tied-gate":[79,150],"same":[85],"size":[86],"One":[88],"gate":[89],"each":[91],"pull-up":[92],"cross-":[96],"coupled":[97],"inverters":[98],"permanently":[100],"disabled":[101],"order":[103],"achieve":[105],"write-ability":[106],"minimum":[108],"sized":[109,154],"independent-gate":[113],"circuit":[116],"P-type":[118],"reduces":[122],"idle":[124],"mode":[125],"power,":[127,130,133],"write":[132],"area":[137],"61%,":[139],"20%,":[140],"11.4%,":[141],"17.5%,":[143],"respectively,":[144],"similar":[156],"32":[161],"nm":[162],"technology.":[164]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":4}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}