{"id":"https://openalex.org/W2158732322","doi":"https://doi.org/10.1109/isqed.2008.4479839","title":"Quantified Impacts of Guardband Reduction on Design Process Outcomes","display_name":"Quantified Impacts of Guardband Reduction on Design Process Outcomes","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2158732322","doi":"https://doi.org/10.1109/isqed.2008.4479839","mag":"2158732322"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2008.4479839","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479839","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014444815","display_name":"Kwangok Jeong","orcid":"https://orcid.org/0009-0002-6830-9154"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kwangok Jeong","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of California, San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of California, San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073558386","display_name":"Andrew B. Kahng","orcid":"https://orcid.org/0000-0002-4490-5018"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew B. Kahng","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of California, San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of California, San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025604916","display_name":"Kambiz Samadi","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kambiz Samadi","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of California, San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of California, San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5014444815"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":3.799,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.93903452,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"1","issue":null,"first_page":"790","last_page":"797"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.667644739151001},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.5752184391021729},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5722870230674744},{"id":"https://openalex.org/keywords/cost-reduction","display_name":"Cost reduction","score":0.5702060461044312},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5124393105506897},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.47227534651756287},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.459780752658844},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4583441913127899},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4541569948196411},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43696340918540955},{"id":"https://openalex.org/keywords/quality","display_name":"Quality (philosophy)","score":0.43221479654312134},{"id":"https://openalex.org/keywords/lead-time","display_name":"Lead time","score":0.4110434651374817},{"id":"https://openalex.org/keywords/industrial-engineering","display_name":"Industrial engineering","score":0.3979848027229309},{"id":"https://openalex.org/keywords/operations-research","display_name":"Operations research","score":0.33283114433288574},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2878108322620392},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.21667766571044922},{"id":"https://openalex.org/keywords/operations-management","display_name":"Operations management","score":0.20098984241485596},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15784510970115662},{"id":"https://openalex.org/keywords/business","display_name":"Business","score":0.15572410821914673},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14124855399131775},{"id":"https://openalex.org/keywords/marketing","display_name":"Marketing","score":0.10859981179237366}],"concepts":[{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.667644739151001},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.5752184391021729},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5722870230674744},{"id":"https://openalex.org/C2778820799","wikidata":"https://www.wikidata.org/wiki/Q3454688","display_name":"Cost reduction","level":2,"score":0.5702060461044312},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5124393105506897},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.47227534651756287},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.459780752658844},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4583441913127899},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4541569948196411},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43696340918540955},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.43221479654312134},{"id":"https://openalex.org/C2781468064","wikidata":"https://www.wikidata.org/wiki/Q1267117","display_name":"Lead time","level":2,"score":0.4110434651374817},{"id":"https://openalex.org/C13736549","wikidata":"https://www.wikidata.org/wiki/Q4489420","display_name":"Industrial engineering","level":1,"score":0.3979848027229309},{"id":"https://openalex.org/C42475967","wikidata":"https://www.wikidata.org/wiki/Q194292","display_name":"Operations research","level":1,"score":0.33283114433288574},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2878108322620392},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.21667766571044922},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.20098984241485596},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15784510970115662},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.15572410821914673},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14124855399131775},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.10859981179237366},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2008.4479839","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479839","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.189.3791","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.189.3791","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://vlsicad.ucsd.edu/Publications/Conferences/243/c243.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6499999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1499905148","https://openalex.org/W1518236483","https://openalex.org/W1595368737","https://openalex.org/W1742626251","https://openalex.org/W1968234261","https://openalex.org/W1968296486","https://openalex.org/W1970762549","https://openalex.org/W2006405636","https://openalex.org/W2046342902","https://openalex.org/W2050231831","https://openalex.org/W2074553198","https://openalex.org/W2077426284","https://openalex.org/W2099537887","https://openalex.org/W2109173886","https://openalex.org/W2114105164","https://openalex.org/W2126124637","https://openalex.org/W2133665055","https://openalex.org/W2157013403","https://openalex.org/W2157756541","https://openalex.org/W2172117646","https://openalex.org/W4235388778","https://openalex.org/W6679920692","https://openalex.org/W6683424580"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W2743305891","https://openalex.org/W2070693700","https://openalex.org/W2908947570","https://openalex.org/W4391382037","https://openalex.org/W2374651972","https://openalex.org/W4309227549","https://openalex.org/W2151657833","https://openalex.org/W2977629304"],"abstract_inverted_index":{"The":[0,39],"value":[1],"of":[2,27,47,63,66,85,93,128,152,164,181],"guardband":[3,68,130,165,182,203],"reduction":[4,69,89,143,148,155,166,183,204],"is":[5,161,192],"a":[6,153,171],"critical":[7],"open":[8],"issue":[9],"for":[10,170,194,209],"the":[11,25,44,53,60,64,73,83,120,150,162,179,195],"semiconductor":[12],"industry.":[13],"For":[14,132],"example,":[15,133],"due":[16],"to":[17,23,201],"competitive":[18],"pressure,":[19],"foundries":[20],"have":[21],"started":[22],"incent":[24],"design":[26,94,98,122,185,211],"manufacturing-friendly":[28,210],"ICs":[29],"through":[30],"reduced":[31],"model":[32,86,129,158],"guardbands":[33],"when":[34],"designers":[35],"adopt":[36],"layout":[37],"restrictions.":[38],"industry":[40],"also":[41,177],"continuously":[42],"weighs":[43],"economic":[45,207],"viability":[46],"relaxing":[48],"process":[49,199],"variation":[50],"limits":[51],"in":[52,156],"technology":[54],"roadmap":[55],"[2].":[56],"Our":[57,115,187],"work":[58],"gives":[59],"first-ever":[61],"quantification":[62],"impact":[65,84,180],"modeling":[67],"on":[70,90,137,184],"outcomes":[71],"from":[72],"synthesis,":[74],"place":[75],"and":[76,97,103,109,113,124,144,198],"route":[77],"(SP&R)":[78],"implementation":[79],"flow.":[80],"We":[81,176],"assess":[82,178],"guard-":[87],"band":[88],"various":[91],"metrics":[92],"cycle":[95],"time":[96,126],"quality,":[99],"using":[100],"open-source":[101],"cores":[102],"production":[104],"(specifically,":[105],"ARM/TSMC)":[106],"90":[107],"nm":[108,111],"65":[110],"technologies":[112],"libraries.":[114],"experimental":[116],"data":[117],"clearly":[118],"shows":[119],"potential":[121],"quality":[123],"turnaround":[125],"benefits":[127],"reduction.":[131],"we":[134],"typically":[135],"(i.e.,":[136],"average)":[138],"observe":[139],"13%":[140],"standard-cell":[141],"area":[142],"12%":[145],"routed":[146],"wirelength":[147],"as":[149,205],"consequence":[151],"40%":[154,160],"library":[157],"guardband;":[159],"amount":[163],"reported":[167],"by":[168],"IBM":[169],"variation-aware":[172],"timing":[173],"methodology":[174],"[8].":[175],"yield.":[186],"results":[188],"suggest":[189],"that":[190],"there":[191],"justification":[193],"design,":[196],"EDA":[197],"communities":[200],"enable":[202],"an":[206],"incentive":[208],"practices.":[212]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}