{"id":"https://openalex.org/W2134157836","doi":"https://doi.org/10.1109/isqed.2008.4479822","title":"Micropipeline-Based Asynchronous Design Methodology for Robust System Design Using Nanoscale Crossbar","display_name":"Micropipeline-Based Asynchronous Design Methodology for Robust System Design Using Nanoscale Crossbar","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2134157836","doi":"https://doi.org/10.1109/isqed.2008.4479822","mag":"2134157836"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2008.4479822","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479822","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049426113","display_name":"Rajat Subhra Chakraborty","orcid":"https://orcid.org/0000-0003-3588-163X"},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rajat Subhra Chakraborty","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA","Case Western Reserve University , Cleveland"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]},{"raw_affiliation_string":"Case Western Reserve University , Cleveland","institution_ids":["https://openalex.org/I58956616"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039442844","display_name":"Swarup Bhunia","orcid":"https://orcid.org/0000-0001-6082-6961"},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Swarup Bhunia","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA","Case Western Reserve University , Cleveland"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]},{"raw_affiliation_string":"Case Western Reserve University , Cleveland","institution_ids":["https://openalex.org/I58956616"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5049426113"],"corresponding_institution_ids":["https://openalex.org/I58956616"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.14918619,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"80","issue":null,"first_page":"697","last_page":"701"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11272","display_name":"Nanowire Synthesis and Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.8422024250030518},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.8115153312683105},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6793203949928284},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6712474822998047},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6303941011428833},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6037684679031372},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5409702658653259},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5068700909614563},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4974375069141388},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.49499815702438354},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4721529483795166},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4701036810874939},{"id":"https://openalex.org/keywords/bistability","display_name":"Bistability","score":0.42193999886512756},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2937510013580322},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19441229104995728},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19331511855125427},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19046524167060852},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08207827806472778}],"concepts":[{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.8422024250030518},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.8115153312683105},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6793203949928284},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6712474822998047},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6303941011428833},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6037684679031372},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5409702658653259},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5068700909614563},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4974375069141388},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.49499815702438354},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4721529483795166},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4701036810874939},{"id":"https://openalex.org/C97292510","wikidata":"https://www.wikidata.org/wiki/Q2304620","display_name":"Bistability","level":2,"score":0.42193999886512756},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2937510013580322},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19441229104995728},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19331511855125427},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19046524167060852},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08207827806472778},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2008.4479822","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479822","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1586668292","https://openalex.org/W1911291911","https://openalex.org/W1965020427","https://openalex.org/W1966450067","https://openalex.org/W1985555064","https://openalex.org/W1999420559","https://openalex.org/W2003872791","https://openalex.org/W2019219628","https://openalex.org/W2049650033","https://openalex.org/W2050111978","https://openalex.org/W2061991384","https://openalex.org/W2072824436","https://openalex.org/W2078174680","https://openalex.org/W2092333682","https://openalex.org/W2103870427","https://openalex.org/W2115072054","https://openalex.org/W2120970098","https://openalex.org/W2121914493","https://openalex.org/W2129705722","https://openalex.org/W2136293553","https://openalex.org/W2139399616","https://openalex.org/W2146029118","https://openalex.org/W2156899406","https://openalex.org/W2162983760","https://openalex.org/W2178247634","https://openalex.org/W3103339143","https://openalex.org/W3190058962","https://openalex.org/W4231905827","https://openalex.org/W4233477625","https://openalex.org/W6683178885","https://openalex.org/W6814977525"],"related_works":["https://openalex.org/W1984298705","https://openalex.org/W2941066708","https://openalex.org/W1966764473","https://openalex.org/W2082788688","https://openalex.org/W1488117239","https://openalex.org/W2165341302","https://openalex.org/W4247130854","https://openalex.org/W2100229053","https://openalex.org/W2132683268","https://openalex.org/W2356140560"],"abstract_inverted_index":{"System":[0],"design":[1,59,79,91],"with":[2,31,67,97],"nanoscale":[3,62,98],"molecular":[4],"devices":[5],"will":[6],"require":[7],"developing":[8],"new":[9],"circuit":[10],"and":[11,18,49,106,135],"architectural":[12],"techniques":[13],"to":[14,73,129,133,138,141],"exploit":[15],"highly":[16],"dense":[17],"regular":[19],"structures":[20],"such":[21,34],"as":[22,35,122,124],"nano-crossbar.":[23],"It":[24],"also":[25,86],"requires":[26],"addressing":[27],"some":[28],"inherent":[29],"limitations":[30],"these":[32,83],"devices,":[33],"large":[36,50,108],"process":[37],"variations,":[38,102],"high":[39],"defect":[40],"rates,":[41],"lack":[42],"of":[43,52,110],"voltage":[44],"gain":[45],"(preventing":[46],"logic":[47,104],"cascading),":[48],"overhead":[51,109],"interfacing":[53,111],"logic.":[54,112],"We":[55],"propose":[56],"an":[57],"asynchronous":[58,90],"paradigm":[60],"for":[61,81],"crossbar":[63],"that":[64],"combines":[65],"them":[66],"CMOS-based":[68],"event-":[69],"driven":[70],"bistable":[71],"elements":[72],"implement":[74],"micropipeline":[75],"structures.":[76],"An":[77],"automated":[78],"platform":[80],"synthesizing":[82],"systems":[84],"is":[85],"presented.":[87],"The":[88],"proposed":[89],"approach":[92],"addresses":[93],"three":[94],"main":[95],"issues":[96],"crossbar:":[99],"1)":[100],"parameter":[101],"2)":[103],"cascading,":[105],"3)":[107],"Simulation":[113],"results":[114],"show":[115],"considerable":[116],"improvement":[117],"in":[118,125],"robustness":[119],"under":[120],"variations":[121],"well":[123],"total":[126],"area":[127],"(up":[128,132,137],"1.8X),":[130],"delay":[131],"2X)":[134],"power":[136],"3.2X)":[139],"compared":[140],"equivalent":[142],"sequential":[143],"implementation.":[144]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}