{"id":"https://openalex.org/W2152297998","doi":"https://doi.org/10.1109/isqed.2008.4479818","title":"Practical Clock Tree Robustness Signoff Metrics","display_name":"Practical Clock Tree Robustness Signoff Metrics","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2152297998","doi":"https://doi.org/10.1109/isqed.2008.4479818","mag":"2152297998"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2008.4479818","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479818","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103343608","display_name":"Anand Rajaram","orcid":"https://orcid.org/0000-0002-5481-7847"},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Anand Rajaram","raw_affiliation_strings":["Dallas DSP, Texas Instruments, Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"Dallas DSP, Texas Instruments, Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110350984","display_name":"Raguram Damodaran","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Raguram Damodaran","raw_affiliation_strings":["Dallas DSP, Texas Instruments, Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"Dallas DSP, Texas Instruments, Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044184744","display_name":"Arjun Rajagopal","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arjun Rajagopal","raw_affiliation_strings":["Dallas DSP, Texas Instruments, Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"Dallas DSP, Texas Instruments, Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103343608"],"corresponding_institution_ids":["https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.16247911,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"676","last_page":"679"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8679125308990479},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.8155724406242371},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.8018302321434021},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.7495298385620117},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6839898824691772},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.48910433053970337},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.48792240023612976},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.43092456459999084},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4110875725746155},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3665822148323059},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2220495641231537},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.16274496912956238},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1448425054550171},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1200401782989502}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8679125308990479},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.8155724406242371},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.8018302321434021},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.7495298385620117},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6839898824691772},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.48910433053970337},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.48792240023612976},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.43092456459999084},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4110875725746155},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3665822148323059},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2220495641231537},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.16274496912956238},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1448425054550171},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1200401782989502},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2008.4479818","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479818","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6000000238418579,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2001979258","https://openalex.org/W2031598025","https://openalex.org/W2046020806","https://openalex.org/W2143901474","https://openalex.org/W2160202300","https://openalex.org/W2164178706","https://openalex.org/W2538200522","https://openalex.org/W4230540414","https://openalex.org/W4240281133","https://openalex.org/W4247815215","https://openalex.org/W6683774987"],"related_works":["https://openalex.org/W4247089581","https://openalex.org/W4247180033","https://openalex.org/W2133326759","https://openalex.org/W2088914741","https://openalex.org/W4230501858","https://openalex.org/W1938797020","https://openalex.org/W1564063853","https://openalex.org/W2003180247","https://openalex.org/W2107880456","https://openalex.org/W1525888526"],"abstract_inverted_index":{"Clock":[0],"tree":[1,30,124,160,184],"analysis":[2],"and":[3,19,193],"signoff":[4,76,180],"is":[5,69,84,125],"a":[6,45,73,164,178],"key":[7],"step":[8],"in":[9,59,108],"the":[10,52,63,75,122,133,145,158,188,191,214],"design":[11],"of":[12,77,132,157,190,216],"any":[13,155],"high":[14],"performance":[15],"chip.":[16],"Though":[17],"simple":[18],"intutive":[20],"metrics":[21,97,104],"like":[22,163],"skew":[23,41,79,169],"have":[24],"been":[25],"used":[26,107,116,152,176],"to":[27,81,89,117,128,141,144,153,185,198],"track":[28],"clock":[29,53,78,123,146,159,168,183],"quality,":[31],"they":[32,113,149],"are":[33],"not":[34,70],"sufficient":[35],"for":[36,167,182],"most":[37,60],"practical":[38,61],"purposes.":[39],"Ideally,":[40],"distribution":[42],"obtained":[43],"using":[44],"SSTA":[46,68],"(Statististical":[47],"Static":[48],"Timing":[49],"Analysis)":[50],"on":[51],"trees":[54],"can":[55,99,105,114,150,174,195],"be":[56,106,115,142,151,175,196,199],"used.":[57],"But":[58],"cases,":[62],"process":[64,203],"information":[65],"assumed":[66],"by":[67],"available.":[71],"As":[72],"result,":[74],"robustness":[80],"variation":[82],"effects":[83],"an":[85],"often":[86],"difficult":[87],"problem":[88],"solve.":[90],"In":[91],"this":[92,101],"work,":[93],"we":[94],"propose":[95],"two":[96],"that":[98,161,187],"address":[100],"issue.":[102],"These":[103],"three":[109],"important":[110],"ways.":[111],"First,":[112],"determine":[118],"during":[119],"CTS":[120],"whether":[121,137],"good":[126,200],"enough":[127],"go":[129],"through":[130],"rest":[131],"backend":[134],"flow":[135],"or":[136],"more":[138],"tuning":[139],"needs":[140],"done":[143],"tree.":[147],"Second,":[148],"isolate":[154],"parts":[156],"behaves":[162],"hot":[165],"spot":[166],"across":[170,201],"corners.":[171],"Third,":[172],"it":[173],"as":[177],"final":[179],"metric":[181],"ensure":[186],"tracking":[189],"delays":[192],"skews":[194],"expected":[197],"all":[202],"points.":[204],"We":[205],"provide":[206],"several":[207],"experimental":[208],"results":[209],"from":[210],"industry":[211],"testcases":[212],"demonstrating":[213],"utility":[215],"our":[217],"metrics.":[218]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}