{"id":"https://openalex.org/W2110163223","doi":"https://doi.org/10.1109/isqed.2008.4479815","title":"Finite-Point Gate Model for Fast Timing and Power Analysis","display_name":"Finite-Point Gate Model for Fast Timing and Power Analysis","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2110163223","doi":"https://doi.org/10.1109/isqed.2008.4479815","mag":"2110163223"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2008.4479815","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479815","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047928438","display_name":"Dinesh Ganesan","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Dinesh Ganesan","raw_affiliation_strings":["Department of Electrical Engineering, Arizona State University, Tempe, AZ, USA","Arizona State University, Tempe,#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Arizona State University, Tempe,#TAB#","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112757642","display_name":"Alex Mitev","orcid":null},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alex Mitev","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Arizona Tucson, Tucson, AZ, USA","University of Arizona"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Arizona Tucson, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]},{"raw_affiliation_string":"University of Arizona","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044716881","display_name":"Janet Wang","orcid":"https://orcid.org/0000-0002-4411-0143"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Janet Wang","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Arizona Tucson, Tucson, AZ, USA","University of Arizona"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Arizona Tucson, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]},{"raw_affiliation_string":"University of Arizona","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100740019","display_name":"Yu Cao","orcid":"https://orcid.org/0000-0001-6968-1180"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]},{"id":"https://openalex.org/I4210154524","display_name":"European Council for an Energy Efficient Economy","ror":"https://ror.org/04xytpa07","country_code":"SE","type":"nonprofit","lineage":["https://openalex.org/I4210154524"]}],"countries":["SE","US"],"is_corresponding":false,"raw_author_name":"Yu Cao","raw_affiliation_strings":["Department of Electrical Engineering, Arizona State University, Tempe, AZ, USA","IAFSE-ECEE: Electrical Engineering"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"IAFSE-ECEE: Electrical Engineering","institution_ids":["https://openalex.org/I4210154524"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5047928438"],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":0.3329,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.64851894,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"657","last_page":"662"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6936293840408325},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5950495600700378},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5911111831665039},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5578559041023254},{"id":"https://openalex.org/keywords/characterization","display_name":"Characterization (materials science)","score":0.48001593351364136},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.47237780690193176},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.46404972672462463},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4580608010292053},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4320823550224304},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.43127819895744324},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.30399566888809204},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26066046953201294},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1854535937309265},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14787322282791138},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09413102269172668}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6936293840408325},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5950495600700378},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5911111831665039},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5578559041023254},{"id":"https://openalex.org/C2780841128","wikidata":"https://www.wikidata.org/wiki/Q5073781","display_name":"Characterization (materials science)","level":2,"score":0.48001593351364136},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.47237780690193176},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.46404972672462463},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4580608010292053},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4320823550224304},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43127819895744324},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.30399566888809204},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26066046953201294},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1854535937309265},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14787322282791138},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09413102269172668},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2008.4479815","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479815","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W617071296","https://openalex.org/W1547254974","https://openalex.org/W1972445333","https://openalex.org/W2069345435","https://openalex.org/W2131751530","https://openalex.org/W2132463029","https://openalex.org/W2133268384","https://openalex.org/W2133424139","https://openalex.org/W2142202849","https://openalex.org/W2154680820","https://openalex.org/W2159446628","https://openalex.org/W4230034913"],"related_works":["https://openalex.org/W3107994849","https://openalex.org/W3014521742","https://openalex.org/W4247143848","https://openalex.org/W2009883749","https://openalex.org/W2735573198","https://openalex.org/W29442446","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W2170979950","https://openalex.org/W2039299085"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3],"new":[4,15,60],"finite-point":[5],"based":[6,72],"approach":[7,61],"for":[8],"efficient":[9],"characterization":[10],"of":[11,31,50,58],"CMOS":[12,34],"gate.":[13,35],"The":[14],"method":[16],"identifies":[17],"several":[18],"key":[19],"points":[20],"on":[21],"the":[22,29,32,48,56,59],"I-V":[23],"and":[24,45,62],"Q-V":[25],"curves":[26],"to":[27],"define":[28],"behavior":[30],"static":[33],"It":[36],"targets":[37],"performance":[38],"metrics":[39],"such":[40],"as":[41],"timing,":[42],"short-circuit":[43],"power":[44],"leakage":[46],"in":[47],"presence":[49],"process":[51],"variations.":[52],"Experimental":[53],"results":[54],"validate":[55],"accuracy":[57],"yields":[63],"simulation":[64],"speeds":[65],"more":[66],"than":[67,70],"15X":[68],"faster":[69],"BSIM":[71],"library":[73],"characterization.":[74]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}