{"id":"https://openalex.org/W2108738697","doi":"https://doi.org/10.1109/isqed.2008.4479807","title":"Techniques for Early Package Closure in System-in-Packages","display_name":"Techniques for Early Package Closure in System-in-Packages","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2108738697","doi":"https://doi.org/10.1109/isqed.2008.4479807","mag":"2108738697"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2008.4479807","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479807","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5106222960","display_name":"Santhosh C. Vaidyanathan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Santhosh C. Vaidyanathan","raw_affiliation_strings":["Texas Instruments (India) Private Limited, India"],"affiliations":[{"raw_affiliation_string":"Texas Instruments (India) Private Limited, India","institution_ids":["https://openalex.org/I4210109535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081410054","display_name":"Amit Brahme","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Amit M. Brahme","raw_affiliation_strings":["Texas Instruments (India) Private Limited, India"],"affiliations":[{"raw_affiliation_string":"Texas Instruments (India) Private Limited, India","institution_ids":["https://openalex.org/I4210109535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075877220","display_name":"Jairam Sukumar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jairam Sukumar","raw_affiliation_strings":["Texas Instruments (India) Private Limited, India"],"affiliations":[{"raw_affiliation_string":"Texas Instruments (India) Private Limited, India","institution_ids":["https://openalex.org/I4210109535"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5106222960"],"corresponding_institution_ids":["https://openalex.org/I4210109535"],"apc_list":null,"apc_paid":null,"fwci":0.9988,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.78276848,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"608","last_page":"613"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9761000275611877,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11729","display_name":"Product Development and Customization","score":0.9469000101089478,"subfield":{"id":"https://openalex.org/subfields/1405","display_name":"Management of Technology and Innovation"},"field":{"id":"https://openalex.org/fields/14","display_name":"Business, Management and Accounting"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chip-scale-package","display_name":"Chip-scale package","score":0.9095207452774048},{"id":"https://openalex.org/keywords/package-on-package","display_name":"Package on package","score":0.688643217086792},{"id":"https://openalex.org/keywords/miniaturization","display_name":"Miniaturization","score":0.6217995285987854},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5756334066390991},{"id":"https://openalex.org/keywords/integrated-circuit-packaging","display_name":"Integrated circuit packaging","score":0.521324098110199},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.49961233139038086},{"id":"https://openalex.org/keywords/ball-grid-array","display_name":"Ball grid array","score":0.4961486756801605},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4436773955821991},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4419782757759094},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4272863268852234},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4172234833240509},{"id":"https://openalex.org/keywords/quad-flat-no-leads-package","display_name":"Quad Flat No-leads package","score":0.41473934054374695},{"id":"https://openalex.org/keywords/package-design","display_name":"Package design","score":0.4112277030944824},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.3516988754272461},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.3438844084739685},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31480666995048523},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.21868664026260376},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20225480198860168},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.1616324782371521},{"id":"https://openalex.org/keywords/soldering","display_name":"Soldering","score":0.10630187392234802}],"concepts":[{"id":"https://openalex.org/C126233035","wikidata":"https://www.wikidata.org/wiki/Q5101572","display_name":"Chip-scale package","level":3,"score":0.9095207452774048},{"id":"https://openalex.org/C184788189","wikidata":"https://www.wikidata.org/wiki/Q130652","display_name":"Package on package","level":4,"score":0.688643217086792},{"id":"https://openalex.org/C57528182","wikidata":"https://www.wikidata.org/wiki/Q1271842","display_name":"Miniaturization","level":2,"score":0.6217995285987854},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5756334066390991},{"id":"https://openalex.org/C186260285","wikidata":"https://www.wikidata.org/wiki/Q759494","display_name":"Integrated circuit packaging","level":3,"score":0.521324098110199},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.49961233139038086},{"id":"https://openalex.org/C94709252","wikidata":"https://www.wikidata.org/wiki/Q570628","display_name":"Ball grid array","level":3,"score":0.4961486756801605},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4436773955821991},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4419782757759094},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4272863268852234},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4172234833240509},{"id":"https://openalex.org/C162877825","wikidata":"https://www.wikidata.org/wiki/Q2121809","display_name":"Quad Flat No-leads package","level":4,"score":0.41473934054374695},{"id":"https://openalex.org/C3020349426","wikidata":"https://www.wikidata.org/wiki/Q207822","display_name":"Package design","level":2,"score":0.4112277030944824},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3516988754272461},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.3438844084739685},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31480666995048523},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.21868664026260376},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20225480198860168},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.1616324782371521},{"id":"https://openalex.org/C50296614","wikidata":"https://www.wikidata.org/wiki/Q211387","display_name":"Soldering","level":2,"score":0.10630187392234802},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C68928338","wikidata":"https://www.wikidata.org/wiki/Q131790","display_name":"Adhesive","level":3,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C165013422","wikidata":"https://www.wikidata.org/wiki/Q4388382","display_name":"Wafer dicing","level":3,"score":0.0},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2008.4479807","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479807","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1983712171","https://openalex.org/W1986027887"],"related_works":["https://openalex.org/W2053654711","https://openalex.org/W1997600377","https://openalex.org/W2118477970","https://openalex.org/W2002099348","https://openalex.org/W2040669575","https://openalex.org/W1983742508","https://openalex.org/W4310904614","https://openalex.org/W1989551552","https://openalex.org/W2946810098","https://openalex.org/W1753135535"],"abstract_inverted_index":{"The":[0,15],"two":[1],"main":[2],"forces":[3],"pushing":[4],"package":[5,72,106,123,134],"technologies":[6],"to":[7],"a":[8,100],"new":[9],"frontier":[10],"are":[11,68,136,144],"size":[12],"and":[13,39,70,107,128,133,139],"cost.":[14],"need":[16],"of":[17,117],"the":[18,28,56,58,65,71,115,131],"hour":[19],"is":[20,61,85,96,103,109],"miniaturization,":[21],"fuelled":[22],"by":[23,46,64,105],"rapidly":[24],"growing":[25],"complexity":[26],"in":[27,125],"wireless":[29],"phone":[30],"market.":[31],"CSP(chip":[32],"scale":[33],"packaging)":[34],"has":[35],"already":[36],"reached":[37],"100%":[38],"further":[40],"miniaturization":[41],"can":[42],"be":[43],"achieved":[44],"only":[45],"3D":[47,51],"packaging":[48,52],"techniques.":[49],"Complex":[50],"techniques":[53],"having":[54],"hit":[55],"roadmap,":[57],"SoC":[59],"design":[60,120],"largely":[62],"driven":[63,104],"co-dice":[66],"that":[67,99],"stacked":[69],"elements":[73],"such":[74],"as":[75],"size,":[76],"routing":[77],"layers,":[78],"ball":[79],"count":[80],"etc.":[81],"wherein":[82],"\"package-die":[83],"co-design\"":[84],"extremely":[86],"critical":[87],"for":[88,121],"on":[89,130],"time":[90],"product":[91],"delivery.":[92],"In":[93],"fact,":[94],"it":[95],"not":[97],"surprising":[98],"SoC's":[101],"floorplan":[102],"\"co-design\"":[108],"an":[110],"understatement.":[111],"This":[112],"paper":[113],"highlights":[114],"importance":[116],"package-die":[118],"co-":[119],"early":[122],"closure":[124],"SIPs.":[126],"Guidelines":[127],"solutions":[129],"Periphery":[132],"planning":[135],"included.":[137],"Careabouts":[138],"tradeoffs":[140],"when":[141],"designing":[142],"SIPs":[143],"also":[145],"explained.":[146]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}