{"id":"https://openalex.org/W2148126137","doi":"https://doi.org/10.1109/isqed.2008.4479799","title":"A Tunable Clock Buffer for Intra-die PVT Compensation in Single-Edge Clock (SEC) Distribution Networks","display_name":"A Tunable Clock Buffer for Intra-die PVT Compensation in Single-Edge Clock (SEC) Distribution Networks","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2148126137","doi":"https://doi.org/10.1109/isqed.2008.4479799","mag":"2148126137"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2008.4479799","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479799","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015677224","display_name":"Jeff Mueller","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jeff Mueller","raw_affiliation_strings":["University of British Columbia, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111377679","display_name":"Resve Saleh","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Resve Saleh","raw_affiliation_strings":["University of British Columbia, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":1.4233,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.80303059,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"572","last_page":"577"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7665063738822937},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.7160305380821228},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7080298662185669},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7024881839752197},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6329543590545654},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6030039191246033},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5615959167480469},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.49712327122688293},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.47499480843544006},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.4715186357498169},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.44004106521606445},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.4237854480743408},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.42146554589271545},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.4147900640964508},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4140855669975281},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2831926941871643},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.27593880891799927},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19475042819976807},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.18220189213752747},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0810016393661499},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07951799035072327}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7665063738822937},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.7160305380821228},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7080298662185669},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7024881839752197},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6329543590545654},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6030039191246033},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5615959167480469},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.49712327122688293},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.47499480843544006},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.4715186357498169},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.44004106521606445},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.4237854480743408},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.42146554589271545},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.4147900640964508},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4140855669975281},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2831926941871643},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.27593880891799927},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19475042819976807},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.18220189213752747},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0810016393661499},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07951799035072327},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2008.4479799","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479799","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1501346096","https://openalex.org/W1533299367","https://openalex.org/W1558331362","https://openalex.org/W1609684743","https://openalex.org/W1977891801","https://openalex.org/W2055510065","https://openalex.org/W2106565868","https://openalex.org/W2107880456","https://openalex.org/W2141425839","https://openalex.org/W2154545967","https://openalex.org/W2156857157","https://openalex.org/W2545903763","https://openalex.org/W4232019485","https://openalex.org/W4236222489","https://openalex.org/W6633599133"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2617666058","https://openalex.org/W2803012234","https://openalex.org/W2090213929","https://openalex.org/W2144282137","https://openalex.org/W3006003651","https://openalex.org/W2165139624","https://openalex.org/W4249038728"],"abstract_inverted_index":{"As":[0],"processes":[1],"shrink,":[2],"the":[3,20,60,109],"on-chip":[4],"variability":[5],"grows":[6],"and":[7,68,94,104,123],"this":[8,73,127],"variation":[9],"causes":[10],"clock":[11,21,32,56,81],"skew":[12,27,49,105],"to":[13,25,38],"rapidly":[14],"consume":[15],"a":[16,75,89,98,133],"larger-and-larger":[17],"percentage":[18],"of":[19,111,120,136],"period.":[22],"New":[23],"techniques":[24],"reduce":[26],"are":[28,114],"required,":[29],"but":[30],"post-silicon":[31],"adjustments":[33],"will":[34],"still":[35],"be":[36],"necessary":[37],"compensate":[39],"for":[40,48,79,126],"intra-die":[41],"PVT":[42,112],"variations.":[43],"A":[44],"relatively":[45],"new":[46,76,128],"technique":[47],"reduction,":[50],"called":[51],"Single-Edge":[52],"Clocking":[53],"(SEC),":[54],"focuses":[55],"buffer":[57,78,130,139],"design":[58],"on":[59,88],"critical":[61],"edge":[62],"by":[63],"using":[64,97],"alternating":[65],"strong":[66,69],"pull-up":[67],"pull-down":[70],"buffers.":[71],"In":[72],"paper,":[74],"digitally-tuned":[77],"SEC":[80],"networks":[82],"is":[83,86,95,131],"presented.":[84,115],"It":[85],"based":[87],"single-sided":[90],"starved":[91],"inverter":[92],"configuration":[93],"tuned":[96],"3-bit":[99],"thermometer":[100],"code.":[101],"Sizing":[102],"issues":[103],"reduction":[106],"achievable":[107],"in":[108,118],"presence":[110],"variations":[113],"The":[116],"overhead":[117],"terms":[119],"layout":[121],"area":[122],"current":[124],"consumption":[125],"tunable":[129,138],"only":[132],"small":[134],"fraction":[135],"other":[137],"designs.":[140]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}