{"id":"https://openalex.org/W2097844711","doi":"https://doi.org/10.1109/isqed.2008.4479790","title":"A Novel Cell-Based Heuristic Method for Leakage Reduction in Multi-Million Gate VLSI Designs","display_name":"A Novel Cell-Based Heuristic Method for Leakage Reduction in Multi-Million Gate VLSI Designs","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2097844711","doi":"https://doi.org/10.1109/isqed.2008.4479790","mag":"2097844711"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2008.4479790","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479790","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039334701","display_name":"Sandeep Gupta","orcid":"https://orcid.org/0000-0003-4866-5303"},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandeep Gupta","raw_affiliation_strings":["Texas Instrumenits, Inc., India","Texas Instruments"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instrumenits, Inc., India","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"Texas Instruments","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103918782","display_name":"Jaya Singh","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jaya Singh","raw_affiliation_strings":["Texas Instrumenits, Inc., India","Texas Instruments"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instrumenits, Inc., India","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"Texas Instruments","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060156358","display_name":"Abhijit Sinha Roy","orcid":"https://orcid.org/0000-0003-2039-728X"},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abhijit Roy","raw_affiliation_strings":["Texas Instrumenits, Inc., India","Texas Instruments"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instrumenits, Inc., India","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"Texas Instruments","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":0.6784,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.73430272,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"7","issue":null,"first_page":"526","last_page":"530"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.7333013415336609},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6666934490203857},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6467833518981934},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6042249202728271},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5992423892021179},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.5695115327835083},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5656940340995789},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5311564207077026},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5198453068733215},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5189933180809021},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4631476104259491},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4342293441295624},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41452664136886597},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3781697750091553},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3507251739501953},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3343391418457031},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.26155078411102295},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.25970330834388733},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22997623682022095},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21507680416107178},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1536160707473755},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13792911171913147},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.09806638956069946},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.0825936496257782}],"concepts":[{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.7333013415336609},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6666934490203857},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6467833518981934},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6042249202728271},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5992423892021179},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.5695115327835083},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5656940340995789},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5311564207077026},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5198453068733215},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5189933180809021},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4631476104259491},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4342293441295624},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41452664136886597},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3781697750091553},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3507251739501953},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3343391418457031},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26155078411102295},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.25970330834388733},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22997623682022095},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21507680416107178},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1536160707473755},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13792911171913147},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.09806638956069946},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0825936496257782},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2008.4479790","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479790","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1496847222","https://openalex.org/W2097466426","https://openalex.org/W2110134128","https://openalex.org/W2110558694","https://openalex.org/W2112045932","https://openalex.org/W2122846829","https://openalex.org/W2171757373","https://openalex.org/W6674392287"],"related_works":["https://openalex.org/W2922751745","https://openalex.org/W2031753133","https://openalex.org/W2365114398","https://openalex.org/W2151657833","https://openalex.org/W2070693700","https://openalex.org/W2035113414","https://openalex.org/W1596716095","https://openalex.org/W2577477803","https://openalex.org/W2156138647","https://openalex.org/W1995592656"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"heuristic":[4],"cell-based":[5],"approach":[6,60],"to":[7,39,95],"reduce":[8],"leakage":[9,91],"power":[10],"in":[11,16,33,63,83],"multi-million":[12,104],"gate":[13,105],"design":[14,65,73],"ASICs":[15],"90":[17],"nm/65":[18],"nm":[19],"processes":[20],"by":[21],"swapping":[22],"low-Vt":[23],"cells":[24,27,81],"with":[25,97],"high-Vt":[26],"on":[28,69],"less":[29],"critical":[30],"timing":[31,44],"paths":[32],"the":[34,64,84],"design.":[35],"It":[36],"uses":[37],"heuristics":[38],"avoid":[40],"frequent":[41],"time-consuming":[42],"full-design":[43],"updates":[45],"and":[46,67],"has":[47],"significant":[48],"run-time":[49],"improvement":[50],"over":[51],"currently":[52],"available":[53,82],"approaches.":[54],"Unlike":[55],"traditional":[56],"approaches,":[57],"proposed":[58,87],"generic":[59],"fits":[61],"well":[62],"flow":[66],"works":[68],"any":[70],"kind":[71],"of":[72,76,79,93,100],"having":[74],"mixture":[75],"all":[77],"type":[78],"Vt":[80],"library.":[85],"The":[86],"algorithm":[88],"gives":[89],"active":[90],"reduction":[92],"up":[94],"64%":[96],"run":[98],"time":[99],"3-15":[101],"hours":[102],"for":[103],"designs.":[106]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}