{"id":"https://openalex.org/W2163248610","doi":"https://doi.org/10.1109/isqed.2008.4479771","title":"Verification of IP-Core Based SoC's","display_name":"Verification of IP-Core Based SoC's","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2163248610","doi":"https://doi.org/10.1109/isqed.2008.4479771","mag":"2163248610"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2008.4479771","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479771","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113677482","display_name":"Anil Deshpande","orcid":null},"institutions":[{"id":"https://openalex.org/I1322669654","display_name":"Conexant (United States)","ror":"https://ror.org/05rx1xe20","country_code":"US","type":"company","lineage":["https://openalex.org/I1322669654"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Anil Deshpande","raw_affiliation_strings":["Conexant Systems, Inc., USA"],"affiliations":[{"raw_affiliation_string":"Conexant Systems, Inc., USA","institution_ids":["https://openalex.org/I1322669654"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5113677482"],"corresponding_institution_ids":["https://openalex.org/I1322669654"],"apc_list":null,"apc_paid":null,"fwci":1.0398,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.82050483,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"433","last_page":"436"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6702315211296082},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6403135061264038},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5711451172828674},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5185856819152832},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5158419013023376},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.5072829127311707},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48685091733932495},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.47296327352523804},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4417823851108551},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.42114120721817017},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3506091833114624},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.12157008051872253},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11010870337486267},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10016337037086487}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6702315211296082},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6403135061264038},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5711451172828674},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5185856819152832},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5158419013023376},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.5072829127311707},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48685091733932495},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.47296327352523804},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4417823851108551},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.42114120721817017},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3506091833114624},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.12157008051872253},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11010870337486267},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10016337037086487}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2008.4479771","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479771","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W4097205","https://openalex.org/W619395064","https://openalex.org/W1986698883","https://openalex.org/W2066644134","https://openalex.org/W2122760471","https://openalex.org/W2490203607","https://openalex.org/W2556100906","https://openalex.org/W4230027260","https://openalex.org/W4239053401","https://openalex.org/W6812044529"],"related_works":["https://openalex.org/W2388040150","https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W3004013051","https://openalex.org/W63276784","https://openalex.org/W3011978806","https://openalex.org/W4230718388","https://openalex.org/W2536819812","https://openalex.org/W2047284788","https://openalex.org/W1585773602"],"abstract_inverted_index":{"With":[0,33,64],"rapid":[1],"strides":[2],"in":[3,16,22,135,142],"Semiconductor":[4],"processing":[5],"technologies,":[6],"the":[7,12,26,29,65,86,88,121],"density":[8],"of":[9,28,67,84,123],"transistors":[10],"on":[11,92],"die":[13],"is":[14,24,44,128],"increasing":[15,25],"line":[17],"with":[18],"Moore's":[19],"law":[20],"which":[21,140],"turn":[23],"complexity":[27],"whole":[30,89],"SoC":[31,87,109,138],"design.":[32],"manufacturing":[34],"yield":[35],"and":[36,49,61,114],"time-to-market":[37],"schedules":[38],"crucial":[39],"for":[40,130],"a":[41,93,111,124,131],"SoC,":[42],"it":[43],"important":[45],"to":[46,120,147],"select":[47],"verification":[48,113,139],"analysis":[50,115],"solutions":[51],"that":[52,83],"offer":[53],"best":[54],"possible":[55],"performance,":[56],"while":[57],"minimizing":[58],"iteration":[59],"time":[60],"data":[62],"volume.":[63],"advent":[66],"cutting":[68],"edge":[69],"technology":[70],"applications":[71],"like":[72],"set":[73],"top":[74],"boxes,":[75],"HDTV,":[76],"an":[77,106],"increasingly":[78],"evident":[79],"need":[80],"has":[81],"been":[82],"incorporating":[85],"system":[90],"-":[91],"single":[94],"silicon":[95],"i.e.,":[96],"Silicon":[97],"On":[98],"Chip":[99],"(SoC)":[100],"using":[101],"standard":[102],"IP-":[103],"Cores.":[104],"In":[105],"IP-Core":[107],"based":[108,137],"design,":[110],"streamlined":[112,133],"flow":[116],"can":[117],"contribute":[118],"significantly":[119],"success":[122],"product.":[125],"A":[126],"strategy":[127],"devised":[129],"more":[132],"approach":[134],"IP-core":[136],"helps":[141],"smooth":[143],"transition":[144],"from":[145],"design":[146],"chip":[148],"tape-out":[149],"stage.":[150]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}