{"id":"https://openalex.org/W2171573851","doi":"https://doi.org/10.1109/isqed.2008.4479769","title":"A Robust and Efficient Pre-Silicon Validation Environment for Mixed-Signal Circuits on Intel's Test Chips","display_name":"A Robust and Efficient Pre-Silicon Validation Environment for Mixed-Signal Circuits on Intel's Test Chips","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2171573851","doi":"https://doi.org/10.1109/isqed.2008.4479769","mag":"2171573851"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2008.4479769","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479769","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087660931","display_name":"N.J. August","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Nathaniel August","raw_affiliation_strings":["Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5087660931"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.14163291,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2003","issue":null,"first_page":"423","last_page":"428"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8056250214576721},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.7286036610603333},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6754483580589294},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.6554955840110779},{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.5566123723983765},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.5386450290679932},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5331615209579468},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.48846688866615295},{"id":"https://openalex.org/keywords/behavioral-modeling","display_name":"Behavioral modeling","score":0.4748570919036865},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.44182518124580383},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4237241744995117},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.416611909866333},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4157659113407135},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4058384895324707},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.39394158124923706},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.364662230014801},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3592833876609802},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.32287657260894775},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17745628952980042},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11431840062141418},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09913688898086548},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.0958690345287323},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.08824315667152405}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8056250214576721},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.7286036610603333},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6754483580589294},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.6554955840110779},{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.5566123723983765},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.5386450290679932},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5331615209579468},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.48846688866615295},{"id":"https://openalex.org/C78639753","wikidata":"https://www.wikidata.org/wiki/Q3318160","display_name":"Behavioral modeling","level":2,"score":0.4748570919036865},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.44182518124580383},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4237241744995117},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.416611909866333},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4157659113407135},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4058384895324707},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.39394158124923706},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.364662230014801},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3592833876609802},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.32287657260894775},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17745628952980042},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11431840062141418},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09913688898086548},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0958690345287323},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.08824315667152405},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2008.4479769","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479769","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W566385658","https://openalex.org/W2058326882","https://openalex.org/W2078950147","https://openalex.org/W2091503495","https://openalex.org/W2093722143","https://openalex.org/W2103194942","https://openalex.org/W2125423773","https://openalex.org/W2542049944"],"related_works":["https://openalex.org/W21388859","https://openalex.org/W3046927439","https://openalex.org/W2234205762","https://openalex.org/W2360029815","https://openalex.org/W4295791056","https://openalex.org/W2171786655","https://openalex.org/W272196929","https://openalex.org/W2113234369","https://openalex.org/W2120079928","https://openalex.org/W2942559329"],"abstract_inverted_index":{"In":[0,105],"the":[1,22,67,78,84,122],"past,":[2],"it":[3],"was":[4],"possible":[5],"to":[6,112,135],"validate":[7],"analog":[8,39,75,99,103],"CMOS":[9],"circuits":[10],"through":[11],"transistor-level":[12,30,170],"(schematic":[13],"netlist)":[14],"simulation.":[15],"As":[16],"manufacturing":[17],"processes":[18],"grow":[19],"in":[20,92],"complexity,":[21],"ever-increasing":[23],"amount":[24],"of":[25,53,126],"design-for-test/manufacturability/yield/quality":[26],"(DFx)":[27],"circuitry":[28],"renders":[29],"simulation":[31,36],"impractical;":[32],"and":[33,47,62,102,130,137,141],"digital":[34,168],"behavioral":[35,68,100],"ignores":[37],"crucial":[38],"interactions.":[40],"This":[41,81],"paper":[42],"presents":[43],"a":[44,59,90,145],"more":[45,158],"robust":[46],"efficient":[48],"methodology":[49,156],"for":[50,86],"pre-silicon":[51],"validation":[52,94,111,142,155],"such":[54],"mixed-signal":[55,93],"circuits.":[56],"We":[57],"adopt":[58],"top-down":[60],"strategy":[61,82,108],"model":[63],"all":[64,139],"blocks":[65,76],"at":[66,77],"level.":[69,80],"However,":[70],"we":[71,132],"also":[72],"represent":[73],"select":[74],"transistor":[79],"precludes":[83],"need":[85],"what":[87],"is":[88],"currently":[89],"weakness":[91],"-":[95],"equivalence":[96],"checking":[97],"between":[98],"models":[101],"schematics.":[104],"addition,":[106],"this":[107],"enables":[109],"performance":[110],"be":[113],"seamlessly":[114],"integrated":[115],"with":[116,144,160,166],"functional":[117],"validation.":[118,171],"Further,":[119],"by":[120],"leveraging":[121],"industry":[123],"standard":[124],"languages":[125],"SPICE,":[127],"System":[128],"Verilog":[129],"Verilog-AMS,":[131],"are":[133],"able":[134],"build":[136],"simulate":[138],"modeling":[140],"constructs":[143],"single":[146],"tool.":[147],"On":[148],"Intel's":[149],"most":[150],"recent":[151],"test":[152],"chip,":[153],"our":[154],"found":[157],"bugs":[159],"fewer":[161],"person-hours":[162],"than":[163],"previous":[164],"attempts":[165],"purely":[167],"or":[169]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}