{"id":"https://openalex.org/W2129384554","doi":"https://doi.org/10.1109/isqed.2008.4479766","title":"A High-Performance Bus Architecture for Strongly Coupled Interconnects","display_name":"A High-Performance Bus Architecture for Strongly Coupled Interconnects","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2129384554","doi":"https://doi.org/10.1109/isqed.2008.4479766","mag":"2129384554"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2008.4479766","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479766","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072807977","display_name":"Michael N. Skoufis","orcid":null},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Michael N. Skoufis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Southem Illinois University, Carbondale, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Southem Illinois University, Carbondale, USA","institution_ids":["https://openalex.org/I110378019"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057206247","display_name":"Kedar Karmarkar","orcid":null},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kedar Karmarkar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Southem Illinois University, Carbondale, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Southem Illinois University, Carbondale, USA","institution_ids":["https://openalex.org/I110378019"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108640776","display_name":"Themistoklis Haniotakis","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Themistoklis Haniotakis","raw_affiliation_strings":["Department of Computer Engineering and Informatics, University of Patras, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering and Informatics, University of Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083284025","display_name":"Spyros Tragoudas","orcid":"https://orcid.org/0009-0006-2575-3588"},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]},{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR","US"],"is_corresponding":false,"raw_author_name":"Spyros Tragoudas","raw_affiliation_strings":["Department of Computer Engineering and Informatics, University of Patras, Greece","Department of Electrical and Computer Engineering, Southem Illinois University, Carbondale, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering and Informatics, University of Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Southem Illinois University, Carbondale, USA","institution_ids":["https://openalex.org/I110378019"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5072807977"],"corresponding_institution_ids":["https://openalex.org/I110378019"],"apc_list":null,"apc_paid":null,"fwci":0.3329,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.65697941,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"407","last_page":"410"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7377364635467529},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.6142760515213013},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5480685830116272},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5407986044883728},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5098544955253601},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.45863211154937744},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43697723746299744},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41522878408432007},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2736436128616333},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11129164695739746}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7377364635467529},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.6142760515213013},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5480685830116272},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5407986044883728},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5098544955253601},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.45863211154937744},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43697723746299744},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41522878408432007},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2736436128616333},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11129164695739746},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2008.4479766","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479766","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2012173826","https://openalex.org/W2101524148","https://openalex.org/W2123184444","https://openalex.org/W2123718082","https://openalex.org/W2125115744","https://openalex.org/W2125515824","https://openalex.org/W2135909609","https://openalex.org/W2138361539","https://openalex.org/W2144493049","https://openalex.org/W2150540901","https://openalex.org/W2156462196","https://openalex.org/W2169923299","https://openalex.org/W4232680249","https://openalex.org/W4247998816"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2622826586","https://openalex.org/W2167472940","https://openalex.org/W2014709025","https://openalex.org/W2155019192","https://openalex.org/W2617868873","https://openalex.org/W4280525841","https://openalex.org/W1551902604","https://openalex.org/W2170979950","https://openalex.org/W1900707063"],"abstract_inverted_index":{"Coupling":[0],"and":[1,33,66],"increasing":[2,25],"wire":[3],"resistance":[4],"on":[5,24],"interconnect":[6],"fabrics":[7],"undermine":[8],"the":[9,12,26,42,55,63],"speed":[10],"of":[11,28,73],"transient":[13],"electrical":[14,44],"signals.":[15],"A":[16,38],"brute-force":[17],"approach":[18],"for":[19,62,71],"a":[20],"crosstalk-reduced":[21],"design":[22],"relies":[23],"distance":[27],"interconnects":[29,72],"from":[30],"each":[31],"other":[32],"using":[34],"additional":[35],"repeated":[36],"logic.":[37],"pipelined":[39],"bus-architecture":[40],"exploiting":[41],"existing":[43],"noise":[45],"is":[46,60],"proposed.":[47],"Process":[48],"variations":[49],"are":[50],"taken":[51],"into":[52],"consideration":[53],"in":[54],"analysis.":[56],"The":[57],"proposed":[58],"technique":[59],"validated":[61],"65":[64],"nm":[65,68],"90":[67],"CMOS":[69],"processes":[70],"various":[74],"lengths.":[75]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}