{"id":"https://openalex.org/W2167722023","doi":"https://doi.org/10.1109/isqed.2008.4479755","title":"Crosstalk Noise Variation Assessment and Analysis for the Worst Process Corner","display_name":"Crosstalk Noise Variation Assessment and Analysis for the Worst Process Corner","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2167722023","doi":"https://doi.org/10.1109/isqed.2008.4479755","mag":"2167722023"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2008.4479755","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479755","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102460504","display_name":"Jae-Seok Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jae-Seok Yang","raw_affiliation_strings":["University of California, Berkeley, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111670873","display_name":"Andrew R. Neureuther","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew R. Neureuther","raw_affiliation_strings":["University of California, Berkeley, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":0.9489,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.74442512,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"6156","issue":null,"first_page":"352","last_page":"356"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.8215756416320801},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.750379204750061},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6179056167602539},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5881468653678894},{"id":"https://openalex.org/keywords/lithography","display_name":"Lithography","score":0.5577507019042969},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5419979095458984},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5079520344734192},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44554603099823},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.33024144172668457},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2917618155479431},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2720109820365906},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.2547886371612549},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18804889917373657},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.18145206570625305},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1354723572731018}],"concepts":[{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.8215756416320801},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.750379204750061},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6179056167602539},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5881468653678894},{"id":"https://openalex.org/C204223013","wikidata":"https://www.wikidata.org/wiki/Q133036","display_name":"Lithography","level":2,"score":0.5577507019042969},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5419979095458984},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5079520344734192},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44554603099823},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.33024144172668457},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2917618155479431},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2720109820365906},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.2547886371612549},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18804889917373657},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.18145206570625305},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1354723572731018},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2008.4479755","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479755","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.6100000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1989891105","https://openalex.org/W2069345435","https://openalex.org/W2114305922","https://openalex.org/W2139618769","https://openalex.org/W6648022024","https://openalex.org/W6676639141"],"related_works":["https://openalex.org/W2622826586","https://openalex.org/W2167472940","https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W1991973217","https://openalex.org/W4242813950","https://openalex.org/W2084737927","https://openalex.org/W1551902604","https://openalex.org/W2157788653","https://openalex.org/W2129873400"],"abstract_inverted_index":{"As":[0],"the":[1,51,67,70,78,82,130,133],"relative":[2],"levels":[3],"of":[4,12,69,81,132],"coupling":[5],"capacitance":[6],"in":[7],"smaller":[8],"process":[9,13,22,24,53,108],"geometries":[10],"and":[11,20,40,75,86,93],"variations":[14,65],"caused":[15],"due":[16],"to":[17,46,95,128],"lithography,":[18],"CMP,":[19],"Etch":[21],"increases,":[23],"variation":[25,88,109,123],"aware":[26],"coupled":[27],"noise":[28,49,98,121,131],"analysis":[29],"is":[30,77],"becoming":[31],"more":[32],"important":[33],"especially":[34],"at":[35],"under":[36],"45":[37],"nm":[38],"design":[39],"below.":[41],"We":[42,103],"propose":[43],"a":[44,59,112],"method":[45,57],"simulate":[47],"crosstalk":[48,97,113,120],"for":[50,62,100,106],"worst":[52,135],"corner":[54,136],"cases.":[55],"Our":[56],"considers":[58],"spatial":[60],"correlation":[61],"transistor":[63],"length":[64],"because":[66],"difference":[68],"driver":[71],"strength":[72],"between":[73],"victim":[74],"aggressor":[76],"main":[79],"source":[80],"variation.":[83],"Both":[84],"lithography":[85],"CMP":[87],"are":[89],"first":[90],"considered":[91],"separately":[92],"combined":[94],"show":[96],"change":[99],"interconnect":[101],"variations.":[102],"compare":[104],"results":[105],"various":[107],"models":[110],"using":[111],"test":[114],"structure.":[115],"In":[116],"these":[117],"simulation":[118],"studies,":[119],"without":[122],"consideration":[124],"underestimates":[125],"by":[126],"up":[127],"17%":[129],"proposed":[134],"model.":[137]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}