{"id":"https://openalex.org/W2121917151","doi":"https://doi.org/10.1109/isqed.2008.4479751","title":"Evaluation of the PTSI Crosstalk Noise Analysis Tool and Development of an Automated Spice Correlation Suite to Enable Accuracy Validation","display_name":"Evaluation of the PTSI Crosstalk Noise Analysis Tool and Development of an Automated Spice Correlation Suite to Enable Accuracy Validation","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2121917151","doi":"https://doi.org/10.1109/isqed.2008.4479751","mag":"2121917151"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2008.4479751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479751","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037307430","display_name":"Chitra Venugopal","orcid":"https://orcid.org/0000-0002-4149-0929"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"C.R. Venugopal","raw_affiliation_strings":["SJCE, Mysore","Department of ECE, SJCE, Mysore, India"],"affiliations":[{"raw_affiliation_string":"SJCE, Mysore","institution_ids":[]},{"raw_affiliation_string":"Department of ECE, SJCE, Mysore, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5098329981","display_name":"Prasanth Soraiyur","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Prasanth Soraiyur","raw_affiliation_strings":["TI(India), Blore, India"],"affiliations":[{"raw_affiliation_string":"TI(India), Blore, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111995730","display_name":"J. Venkateswara Rao","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jagannath Rao","raw_affiliation_strings":["Department of ECE, SJCE, Mysore, India"],"affiliations":[{"raw_affiliation_string":"Department of ECE, SJCE, Mysore, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5037307430"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6659,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.73623459,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"334","last_page":"337"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7453534603118896},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.6493300199508667},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6209893226623535},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.607673168182373},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5576832294464111},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.31103968620300293},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28041332960128784}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7453534603118896},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.6493300199508667},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6209893226623535},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.607673168182373},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5576832294464111},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.31103968620300293},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28041332960128784},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2008.4479751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479751","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2130061614","https://openalex.org/W2133989619","https://openalex.org/W2150363638","https://openalex.org/W6680213456"],"related_works":["https://openalex.org/W2027050626","https://openalex.org/W27383583","https://openalex.org/W2364371960","https://openalex.org/W2537540583","https://openalex.org/W1582212326","https://openalex.org/W948881177","https://openalex.org/W3211049872","https://openalex.org/W2156032803","https://openalex.org/W4206920939","https://openalex.org/W2949851887"],"abstract_inverted_index":{"As":[0],"process":[1,106],"geometries":[2],"are":[3,20],"shrinking,":[4],"width":[5],"of":[6,14,26,64,97,119,131,158,166],"the":[7,15,24,59,62,91,95,120,132,137,148],"metal":[8],"layer":[9,16],"is":[10,108,134],"continuously":[11],"decreasing,":[12],"height":[13],"and":[17,44,47,84,93,104,113,127,139,146],"wire":[18],"lengths":[19],"increasing,":[21],"thereby":[22],"increasing":[23],"effect":[25],"coupling":[27],"capacitances.":[28],"Coupling":[29],"induced":[30],"crosstalk":[31,99,143,154],"may":[32],"induce":[33],"unwanted":[34],"noise":[35,65,144,155],"on":[36],"coupled":[37],"signal":[38],"nets":[39],"resulting":[40],"in":[41,52,86,142],"functional":[42],"failure":[43],"performance":[45],"degradation":[46],"becomes":[48],"a":[49,98],"significant":[50],"limitation":[51],"achieving":[53],"first":[54],"pass":[55],"silicon":[56],"success.":[57],"At":[58],"same":[60],"time":[61],"complexity":[63],"analysis":[66,96,100,145,156],"has":[67],"significantly":[68],"increased":[69],"due":[70],"to":[71,124,135],"factors":[72],"such":[73],"as":[74],"driver":[75],"weakening,":[76],"IR":[77],"drop,":[78],"power":[79],"network":[80],"switching,":[81],"voltage":[82],"scaling":[83],"variations":[85],"manufacturing":[87],"processes.":[88],"Therefore":[89],"validating":[90],"capabilities":[92],"verifying":[94],"tool":[101],"for":[102,111],"current":[103,150],"future":[105],"nodes":[107],"very":[109],"critical":[110],"efficient":[112],"accurate":[114,126],"signoff":[115],"analysis.":[116],"The":[117,129],"modeling":[118],"cell":[121],"itself":[122],"needs":[123],"be":[125],"comprehensive.":[128],"objective":[130],"paper":[133],"share":[136],"methodology":[138],"challenges":[140],"involved":[141],"how":[147],"composite":[149],"source":[151],"(CCS)":[152],"based":[153],"capability":[157],"primetime":[159],"SI":[160],"would":[161],"help":[162],"us":[163],"achieve":[164],"many":[165],"our":[167],"goals.":[168]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}