{"id":"https://openalex.org/W2161372518","doi":"https://doi.org/10.1109/isqed.2008.4479730","title":"Processor Verification with hwBugHunt","display_name":"Processor Verification with hwBugHunt","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2161372518","doi":"https://doi.org/10.1109/isqed.2008.4479730","mag":"2161372518"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2008.4479730","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479730","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000752729","display_name":"Sangeetha Sudhakrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sangeetha Sudhakrishnan","raw_affiliation_strings":["Department of Computer Engineering, University of California, Santa Cruz, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, University of California, Santa Cruz, USA","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101080396","display_name":"Liying Su","orcid":null},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Liying Su","raw_affiliation_strings":["Department of Computer Engineering, University of California, Santa Cruz, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, University of California, Santa Cruz, USA","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065936105","display_name":"Jose Renau","orcid":"https://orcid.org/0000-0001-5128-0506"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jose Renau","raw_affiliation_strings":["Department of Computer Engineering, University of California, Santa Cruz, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, University of California, Santa Cruz, USA","institution_ids":["https://openalex.org/I185103710"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5000752729"],"corresponding_institution_ids":["https://openalex.org/I185103710"],"apc_list":null,"apc_paid":null,"fwci":0.678,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.75253265,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"224","last_page":"229"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8514935970306396},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6881777048110962},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.6007353663444519},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5955508947372437},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.5693169832229614},{"id":"https://openalex.org/keywords/software-bug","display_name":"Software bug","score":0.5342957377433777},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5217467546463013},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.49816083908081055},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4942517578601837},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.46755897998809814},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4483798146247864},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.44335752725601196},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.43719029426574707},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4359263777732849},{"id":"https://openalex.org/keywords/source-lines-of-code","display_name":"Source lines of code","score":0.433654248714447},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4284694790840149},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.42720162868499756},{"id":"https://openalex.org/keywords/verification","display_name":"Verification","score":0.41353359818458557},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2379356026649475},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1717439591884613},{"id":"https://openalex.org/keywords/software-system","display_name":"Software system","score":0.13256344199180603},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.12808823585510254},{"id":"https://openalex.org/keywords/software-construction","display_name":"Software construction","score":0.09943962097167969}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8514935970306396},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6881777048110962},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.6007353663444519},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5955508947372437},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.5693169832229614},{"id":"https://openalex.org/C1009929","wikidata":"https://www.wikidata.org/wiki/Q179550","display_name":"Software bug","level":3,"score":0.5342957377433777},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5217467546463013},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.49816083908081055},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4942517578601837},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.46755897998809814},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4483798146247864},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.44335752725601196},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.43719029426574707},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4359263777732849},{"id":"https://openalex.org/C199519371","wikidata":"https://www.wikidata.org/wiki/Q942695","display_name":"Source lines of code","level":3,"score":0.433654248714447},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4284694790840149},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.42720162868499756},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.41353359818458557},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2379356026649475},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1717439591884613},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.13256344199180603},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.12808823585510254},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.09943962097167969},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2008.4479730","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479730","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.114.4642","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.114.4642","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cs.ucsc.edu/~renau/docs/isqed08.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6299999952316284}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1539380957","https://openalex.org/W1569032152","https://openalex.org/W1976431848","https://openalex.org/W1983119041","https://openalex.org/W2112762756","https://openalex.org/W2116409384","https://openalex.org/W2122710652","https://openalex.org/W2154550022","https://openalex.org/W4255079701","https://openalex.org/W6634019501"],"related_works":["https://openalex.org/W2361881307","https://openalex.org/W2392047570","https://openalex.org/W2035244079","https://openalex.org/W3120172095","https://openalex.org/W4301348901","https://openalex.org/W2962898432","https://openalex.org/W3036403349","https://openalex.org/W2059150015","https://openalex.org/W2350806125","https://openalex.org/W2535719568"],"abstract_inverted_index":{"Functional":[0],"verification":[1,42,85],"of":[2,30,40,51,62,102,121,143],"modern":[3],"processors":[4],"and":[5,73,115,149,157],"complex":[6,17,34],"ASIC":[7],"designs":[8,35],"is":[9,14,68,79,107,128],"a":[10,37,52,92,105,154],"challenging":[11],"task.":[12],"Verification":[13],"frequently":[15],"more":[16],"than":[18],"the":[19,27,41,49,60,66,84,100,119,144],"design":[20],"itself.":[21],"The":[22,125],"time":[23],"required":[24],"to":[25,57,82,98],"find":[26],"exact":[28],"source":[29],"an":[31,131],"error":[32],"in":[33],"represents":[36],"significant":[38],"part":[39],"process.":[43],"Most":[44],"test":[45,123],"suites":[46],"only":[47],"report":[48],"existence":[50],"bug,":[53],"but":[54],"are":[55],"unable":[56],"ultimately":[58],"discover":[59],"line":[61,101],"HDL":[63,94],"code":[64,103,114],"where":[65,104],"bug":[67,106],"located.":[69,108],"Designing":[70],"new":[71],"tools":[72],"techniques":[74],"that":[75,139],"reduce":[76],"these":[77],"overheads":[78],"very":[80],"important":[81],"keep":[83],"costs":[86],"under":[87],"control.":[88],"This":[89],"paper":[90],"proposes":[91],"novel":[93],"error-discovery":[95],"tool":[96],"(hwBugHunt)":[97],"pinpoint":[99],"hwBugHunt":[109,140],"works":[110],"by":[111],"instrumenting":[112],"Verilog":[113,134],"gathering":[116],"statistics":[117],"during":[118],"execution":[120],"various":[122],"benches.":[124],"proposed":[126],"infrastructure":[127],"tested":[129],"on":[130,147],"Alpha-like":[132],"21264":[133],"implementation.":[135],"Our":[136],"evaluation":[137],"shows":[138],"pinpoints":[141],"62%":[142],"bugs":[145],"introduced":[146],"IVM,":[148],"it":[150],"does":[151],"so":[152],"with":[153],"low":[155],"overhead":[156],"high":[158],"accuracy.":[159]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}