{"id":"https://openalex.org/W2114336500","doi":"https://doi.org/10.1109/isqed.2008.4479728","title":"Characterization of Standard Cells for Intra-Cell Mismatch Variations","display_name":"Characterization of Standard Cells for Intra-Cell Mismatch Variations","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2114336500","doi":"https://doi.org/10.1109/isqed.2008.4479728","mag":"2114336500"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2008.4479728","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479728","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063108320","display_name":"Savithri Sundareswaran","orcid":null},"institutions":[{"id":"https://openalex.org/I100625452","display_name":"ON Semiconductor (United States)","ror":"https://ror.org/03nw6pt28","country_code":"US","type":"company","lineage":["https://openalex.org/I100625452"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Savithri Sundareswaran","raw_affiliation_strings":["Freescale Semiconductor, Inc., USA","Freescale Semicond., Austin"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., USA","institution_ids":[]},{"raw_affiliation_string":"Freescale Semicond., Austin","institution_ids":["https://openalex.org/I100625452"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068070739","display_name":"Jacob A. Abraham","orcid":"https://orcid.org/0000-0002-5336-5631"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jacob A. Abraham","raw_affiliation_strings":["University of Texas, Austin, USA","University of Texas, Austin, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Texas, Austin, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"University of Texas, Austin, USA#TAB#","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026889771","display_name":"A. Ardelea","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alexandre Ardelea","raw_affiliation_strings":["Sun Microsystems, Austin, TX, USA","[Sun Microsystems, Austin, TX, USA]"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Austin, TX, USA","institution_ids":["https://openalex.org/I1342911587"]},{"raw_affiliation_string":"[Sun Microsystems, Austin, TX, USA]","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100904984","display_name":"Rajendran Panda","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rajendran Panda","raw_affiliation_strings":["Freescale Semiconductor, Inc., USA","[Freescale Semiconductor, Inc., USA]"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., USA","institution_ids":[]},{"raw_affiliation_string":"[Freescale Semiconductor, Inc., USA]","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5063108320"],"corresponding_institution_ids":["https://openalex.org/I100625452"],"apc_list":null,"apc_paid":null,"fwci":4.9942,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.9530266,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"213","last_page":"219"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7212910056114197},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.600782036781311},{"id":"https://openalex.org/keywords/characterization","display_name":"Characterization (materials science)","score":0.5742014646530151},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5446355938911438},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.5237258076667786},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5200833678245544},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.4878511428833008},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.466551274061203},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4500735402107239},{"id":"https://openalex.org/keywords/upper-and-lower-bounds","display_name":"Upper and lower bounds","score":0.44519996643066406},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1958220899105072},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.19023200869560242},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15097251534461975},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.09964683651924133},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08693790435791016}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7212910056114197},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.600782036781311},{"id":"https://openalex.org/C2780841128","wikidata":"https://www.wikidata.org/wiki/Q5073781","display_name":"Characterization (materials science)","level":2,"score":0.5742014646530151},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5446355938911438},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.5237258076667786},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5200833678245544},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.4878511428833008},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.466551274061203},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4500735402107239},{"id":"https://openalex.org/C77553402","wikidata":"https://www.wikidata.org/wiki/Q13222579","display_name":"Upper and lower bounds","level":2,"score":0.44519996643066406},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1958220899105072},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.19023200869560242},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15097251534461975},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.09964683651924133},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08693790435791016},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2008.4479728","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479728","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1528617028","https://openalex.org/W1979020681","https://openalex.org/W2065183790","https://openalex.org/W2087773252","https://openalex.org/W2101264278","https://openalex.org/W2105638176","https://openalex.org/W2120566121","https://openalex.org/W2130601386","https://openalex.org/W2141222031","https://openalex.org/W2147120839","https://openalex.org/W2163262735","https://openalex.org/W2165740397","https://openalex.org/W2566193534","https://openalex.org/W3144534410","https://openalex.org/W4233746278","https://openalex.org/W4247051704","https://openalex.org/W6644777513"],"related_works":["https://openalex.org/W2100329931","https://openalex.org/W2145535176","https://openalex.org/W2158805860","https://openalex.org/W4229446324","https://openalex.org/W1570180536","https://openalex.org/W2117925677","https://openalex.org/W3140640533","https://openalex.org/W3131741930","https://openalex.org/W2003625360","https://openalex.org/W2544718775"],"abstract_inverted_index":{"With":[0],"the":[1,94,102,109,112,123,140,186,190,199],"adoption":[2],"of":[3,41,101,104,106,114,139,192,198,201],"statistical":[4,26],"timing":[5],"across":[6],"industry,":[7],"there":[8],"is":[9,80],"a":[10,17,39,63,144],"need":[11,30],"to":[12,24,31,55,61,76,81,147,154],"characterize":[13,62,148],"all":[14],"gates/cells":[15],"in":[16,108,125,162],"digital":[18],"library":[19],"for":[20,88,97,149,194],"delay":[21,65,134,151],"variations":[22,60,85,152],"(referred":[23],"as,":[25],"characterization).":[27],"Statistical":[28],"characterization":[29,99],"be":[32],"performed":[33],"efficiently":[34],"with":[35,169,173],"acceptable":[36,170],"accuracy":[37],"as":[38,163,165],"function":[40],"several":[42],"process":[43,58],"and":[44,66,111,127,130],"environment":[45],"parameter":[46],"variations.":[47,72,135,157],"In":[48],"this":[49,78,180],"paper,":[50],"we":[51,142],"propose":[52,143],"an":[53,183],"approach":[54,75,146,160,181],"consider":[56],"intra-cell":[57,155],"mismatch":[59,84,156],"cell's":[64,150],"output":[67],"transition":[68],"time":[69],"(output":[70],"slew)":[71],"A":[73],"straightforward":[74],"address":[77],"problem":[79],"model":[82],"these":[83,137],"by":[86],"characterizing":[87],"each":[89,195],"device":[90],"fluctuation":[91],"separately.":[92],"However,":[93],"runtime":[95,167],"complexity":[96],"such":[98],"becomes":[100],"order":[103],"number":[105,113,191,200],"devices":[107,129],"cell":[110,196],"simulations":[115,193],"required":[116],"can":[117],"easily":[118],"become":[119],"infeasible.":[120],"We":[121,177],"analyze":[122],"fluctuations":[124],"switching":[126],"non-switching":[128],"their":[131],"impact":[132],"on":[133,185],"Using":[136],"properties":[138],"devices,":[141],"clustering":[145],"due":[153],"The":[158],"proposed":[159],"results":[161,187],"much":[164],"12X":[166],"improvements":[168],"accuracy,":[171],"compared":[172],"Monte":[174],"Carlo":[175],"simulations.":[176],"show":[178],"that":[179],"ensures":[182],"upper-bound":[184],"while":[188],"keeping":[189],"independent":[197],"devices.":[202]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}