{"id":"https://openalex.org/W2156779819","doi":"https://doi.org/10.1109/isqed.2008.4479721","title":"ILP Based Gate Leakage Optimization Using DKCMOS Library during RTL Synthesis","display_name":"ILP Based Gate Leakage Optimization Using DKCMOS Library during RTL Synthesis","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2156779819","doi":"https://doi.org/10.1109/isqed.2008.4479721","mag":"2156779819"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2008.4479721","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479721","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070359867","display_name":"Saraju P. Mohanty","orcid":"https://orcid.org/0000-0003-2959-6541"},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Saraju P. Mohanty","raw_affiliation_strings":["Department of Computer Science and Engineering, University of North Texas, Denton, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of North Texas, Denton, USA","institution_ids":["https://openalex.org/I123534392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5070359867"],"corresponding_institution_ids":["https://openalex.org/I123534392"],"apc_list":null,"apc_paid":null,"fwci":0.3329,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66830997,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"174","last_page":"177"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.7150436639785767},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6474012136459351},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6221136450767517},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5294598937034607},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4887692630290985},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.4862629175186157},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.25097858905792236},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22589772939682007},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2188529074192047}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.7150436639785767},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6474012136459351},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6221136450767517},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5294598937034607},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4887692630290985},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.4862629175186157},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.25097858905792236},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22589772939682007},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2188529074192047},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2008.4479721","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479721","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1975621740","https://openalex.org/W2062395401","https://openalex.org/W2069262460","https://openalex.org/W2099621810","https://openalex.org/W2121456990","https://openalex.org/W2126895359","https://openalex.org/W2131862714","https://openalex.org/W2138173524","https://openalex.org/W2138473851","https://openalex.org/W2138643012","https://openalex.org/W2154941994","https://openalex.org/W2167579733","https://openalex.org/W2171052396","https://openalex.org/W2786741601","https://openalex.org/W3172772885","https://openalex.org/W6641226323","https://openalex.org/W6675283883"],"related_works":["https://openalex.org/W2109699519","https://openalex.org/W970262775","https://openalex.org/W1831618318","https://openalex.org/W2006568360","https://openalex.org/W4233616027","https://openalex.org/W2059591361","https://openalex.org/W4244724753","https://openalex.org/W2535673728","https://openalex.org/W102726818","https://openalex.org/W1972081536"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"dual-K":[3],"(DKCMOS)":[4],"technology":[5,64],"is":[6,23,56],"proposed":[7,24,54],"as":[8],"a":[9],"method":[10],"for":[11,25,38,58,61,80],"gate":[12,35,71],"leakage":[13,36,49,72],"power":[14],"reduction.":[15],"An":[16],"integer":[17],"linear":[18],"programming":[19],"(ILP)":[20],"based":[21],"algorithm":[22,32,55],"its":[26],"optimization":[27],"during":[28],"architectural":[29],"synthesis.":[30],"The":[31,53,66],"uses":[33],"device-level":[34],"models":[37],"precharacterizing":[39],"register-transfer":[40],"level":[41],"(RTL)":[42],"datapath":[43],"component":[44],"library":[45],"and":[46,77,87],"minimizes":[47],"the":[48],"delay":[50],"product":[51],"(LDP).":[52],"tested":[57],"several":[59],"circuits":[60],"45nm":[62],"CMOS":[63],"node.":[65],"experiments":[67],"show":[68],"that":[69],"average":[70],"reduction":[73],"are":[74],"67.7":[75],"%":[76,79],"80.8":[78],"SiO":[81,88],"<sub":[82,89,93,97],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[83,90,94,98],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sub>":[84,91],"-":[85],"SiON":[86],"-Si":[92],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">3</sub>":[95],"N":[96],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">4</sub>":[99],",":[100],"respectively.":[101]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}