{"id":"https://openalex.org/W2105795758","doi":"https://doi.org/10.1109/isqed.2008.4479711","title":"A Low-Power Double-Edge-Triggered Address Pointer Circuit for FIFO Memory Design","display_name":"A Low-Power Double-Edge-Triggered Address Pointer Circuit for FIFO Memory Design","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2105795758","doi":"https://doi.org/10.1109/isqed.2008.4479711","mag":"2105795758"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2008.4479711","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479711","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075670344","display_name":"Saravanan Ramamoorthy","orcid":"https://orcid.org/0000-0003-2744-1757"},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Saravanan Ramamoorthy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Southem Illinois University, Carbondale, IL, USA","Southern Illinois University, Carbondale#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Southem Illinois University, Carbondale, IL, USA","institution_ids":["https://openalex.org/I110378019"]},{"raw_affiliation_string":"Southern Illinois University, Carbondale#TAB#","institution_ids":["https://openalex.org/I110378019"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100328805","display_name":"Haibo Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Haibo Wang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Southem Illinois University, Carbondale, IL, USA","Southern Illinois University, Carbondale#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Southem Illinois University, Carbondale, IL, USA","institution_ids":["https://openalex.org/I110378019"]},{"raw_affiliation_string":"Southern Illinois University, Carbondale#TAB#","institution_ids":["https://openalex.org/I110378019"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030130819","display_name":"Sarma Vrudhula","orcid":"https://orcid.org/0000-0001-9278-2959"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sarma Vrudhula","raw_affiliation_strings":["Department of Computer Science and Engineering, Arizona State University, Tempe, AZ, USA","IAFSE-CIDSE: Computer Science and Engineering"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"IAFSE-CIDSE: Computer Science and Engineering","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5075670344"],"corresponding_institution_ids":["https://openalex.org/I110378019"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13078498,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"20","issue":null,"first_page":"123","last_page":"126"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7310709357261658},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7026956677436829},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5938390493392944},{"id":"https://openalex.org/keywords/pointer","display_name":"Pointer (user interface)","score":0.5678242444992065},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5085362195968628},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.4871022701263428},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43731585144996643},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37727445363998413},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33584290742874146},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3334847688674927},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3092632293701172},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28666454553604126},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1862911581993103}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7310709357261658},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7026956677436829},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5938390493392944},{"id":"https://openalex.org/C150202949","wikidata":"https://www.wikidata.org/wiki/Q107602","display_name":"Pointer (user interface)","level":2,"score":0.5678242444992065},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5085362195968628},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.4871022701263428},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43731585144996643},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37727445363998413},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33584290742874146},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3334847688674927},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3092632293701172},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28666454553604126},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1862911581993103}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/isqed.2008.4479711","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479711","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},{"id":"pmh:oai:opensiuc.lib.siu.edu:ece_confs-1050","is_oa":false,"landing_page_url":"https://opensiuc.lib.siu.edu/ece_confs/51","pdf_url":null,"source":{"id":"https://openalex.org/S4377196411","display_name":"OpenSIUC (Southern Illinois University Carbondale)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I110378019","host_organization_name":"Southern Illinois University Carbondale","host_organization_lineage":["https://openalex.org/I110378019"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Conference Proceedings","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.660.9756","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.660.9756","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://opensiuc.lib.siu.edu/cgi/viewcontent.cgi?article%3D1050%26context%3Dece_confs","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1859143082","https://openalex.org/W1977537723","https://openalex.org/W2106691208","https://openalex.org/W2113092930","https://openalex.org/W2126823681","https://openalex.org/W2149247174","https://openalex.org/W3103339143","https://openalex.org/W6639010151"],"related_works":["https://openalex.org/W4386968318","https://openalex.org/W2052455055","https://openalex.org/W2474747038","https://openalex.org/W2001020839","https://openalex.org/W2090237663","https://openalex.org/W2174922170","https://openalex.org/W2495024767","https://openalex.org/W853533475","https://openalex.org/W2308963021","https://openalex.org/W2224788396"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,30,79],"novel":[4],"design":[5,17,64],"of":[6,14,29],"address":[7],"pointer":[8,24,62,91],"for":[9,53,65],"FIFO":[10],"memory":[11],"circuits.":[12,92],"Advantages":[13],"the":[15,23,27],"proposed":[16,74],"include:":[18],"reduced":[19],"capacitive":[20],"load":[21],"on":[22],"clock":[25,37,59],"path,":[26],"use":[28],"true":[31],"single-phase":[32],"clock,":[33],"and":[34,51,84],"double-":[35],"edge-triggering":[36],"scheme.":[38],"The":[39,73],"circuit":[40,48,63,75],"has":[41],"low":[42],"power":[43,68],"consumption,":[44],"is":[45,76,87],"immune":[46],"to":[47,57],"racing":[49],"conditions":[50],"suitable":[52],"high-speed":[54],"operations.":[55],"Techniques":[56],"implement":[58],"gating":[60],"in":[61],"further":[66],"reducing":[67],"consumption":[69],"are":[70],"also":[71],"discussed.":[72],"implemented":[77],"with":[78,89],"65":[80],"nm":[81],"CMOS":[82],"technology":[83],"its":[85],"performance":[86],"compared":[88],"previous":[90]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}