{"id":"https://openalex.org/W2169999621","doi":"https://doi.org/10.1109/isqed.2008.4479695","title":"Process Variation Aware Bus-Coding Scheme for Delay Minimization in VLSI Interconnects","display_name":"Process Variation Aware Bus-Coding Scheme for Delay Minimization in VLSI Interconnects","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2169999621","doi":"https://doi.org/10.1109/isqed.2008.4479695","mag":"2169999621"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2008.4479695","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479695","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005795992","display_name":"C Raghunandan","orcid":null},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chittarsu Raghunandan","raw_affiliation_strings":["Center for VLSI and Embedded System Technologies (CVEST), IIIT, Hyderabad, INDIA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for VLSI and Embedded System Technologies (CVEST), IIIT, Hyderabad, INDIA","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040967193","display_name":"K. S. Sainarayanan","orcid":null},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"K.S. Sainarayanan","raw_affiliation_strings":["Center for VLSI and Embedded System Technologies (CVEST), IIIT, Hyderabad, INDIA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for VLSI and Embedded System Technologies (CVEST), IIIT, Hyderabad, INDIA","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101945130","display_name":"M.B. Srinivas","orcid":"https://orcid.org/0000-0003-3820-0561"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M.B. Srinivas","raw_affiliation_strings":["Center for VLSI and Embedded System Technologies (CVEST), IIIT, Hyderabad, INDIA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for VLSI and Embedded System Technologies (CVEST), IIIT, Hyderabad, INDIA","institution_ids":["https://openalex.org/I65181880"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I65181880"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"43","last_page":"46"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7178746461868286},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7031905055046082},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6683449745178223},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.6632471084594727},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6548205614089966},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5877476334571838},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5842320322990417},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.5741981863975525},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5374401807785034},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48043251037597656},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.44270002841949463},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.41372787952423096},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.3869607150554657},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3352966606616974},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2973442077636719},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1811804175376892},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17133980989456177},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16232681274414062},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07224193215370178}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7178746461868286},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7031905055046082},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6683449745178223},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.6632471084594727},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6548205614089966},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5877476334571838},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5842320322990417},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.5741981863975525},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5374401807785034},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48043251037597656},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.44270002841949463},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.41372787952423096},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.3869607150554657},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3352966606616974},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2973442077636719},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1811804175376892},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17133980989456177},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16232681274414062},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07224193215370178},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2008.4479695","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479695","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1556480701","https://openalex.org/W1974583787","https://openalex.org/W2006589289","https://openalex.org/W2098478504","https://openalex.org/W2105029051","https://openalex.org/W2136044260","https://openalex.org/W2137528577","https://openalex.org/W2151740069","https://openalex.org/W2157210245","https://openalex.org/W2165210723","https://openalex.org/W2171365326","https://openalex.org/W2197932458","https://openalex.org/W6643931705","https://openalex.org/W6684514280","https://openalex.org/W6685481653"],"related_works":["https://openalex.org/W2204879205","https://openalex.org/W2096437374","https://openalex.org/W1943174035","https://openalex.org/W1928481607","https://openalex.org/W3135165657","https://openalex.org/W1485582195","https://openalex.org/W57337972","https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W1551902604"],"abstract_inverted_index":{"Process":[0],"variations":[1,29],"can":[2],"have":[3,93],"a":[4],"significant":[5],"impact":[6],"on":[7,30,121],"both":[8],"device":[9],"and":[10,110,128],"interconnect":[11,98],"performance":[12],"in":[13,36,50],"deep":[14],"sub-micron":[15],"(DSM)":[16],"technology.":[17],"In":[18],"this":[19],"paper,":[20],"initially":[21],"authors":[22],"discuss":[23],"the":[24,71,78,116,122,131],"effects":[25],"of":[26,70,76,80,100,118,125],"process":[27,40,57,119],"parameter":[28],"bus-encoding":[31],"schemes":[32],"for":[33,97],"delay":[34,49,81,133],"minimization":[35],"VLSI":[37],"interconnects.":[38,51],"Later,":[39],"variation":[41,120],"aware":[42],"bus-coding":[43],"scheme":[44],"is":[45,53,59,87],"proposed":[46,137],"to":[47,89,113,129,136],"reduce":[48],"It":[52],"shown":[54],"that":[55,82],"if":[56],"variability":[58],"taken":[60],"into":[61],"consideration,":[62],"effective":[63,123],"capacitance":[64,124],"(C":[65],"<sub":[66],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[67],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">eff</sub>":[68],")":[69],"bus":[72,126],"lines":[73,99,127],"varies":[74],"because":[75],"which":[77],"amount":[79],"each":[83],"crosstalk":[84],"class":[85],"causes":[86],"going":[88],"vary.":[90],"SPICE":[91],"simulations":[92],"been":[94],"carried":[95],"out":[96,115],"different":[101,104],"dimensions":[102],"at":[103],"technology":[105],"nodes":[106],"(180,":[107],"130,":[108],"90":[109],"65":[111],"nm)":[112],"find":[114],"effect":[117],"evaluate":[130],"percentage":[132],"reduction":[134],"due":[135],"coding":[138],"scheme.":[139]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}