{"id":"https://openalex.org/W2148933336","doi":"https://doi.org/10.1109/isqed.2008.4479689","title":"Tutorial 6: Enhancing Yield through Design for Manufacturability (DFM)","display_name":"Tutorial 6: Enhancing Yield through Design for Manufacturability (DFM)","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2148933336","doi":"https://doi.org/10.1109/isqed.2008.4479689","mag":"2148933336"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2008.4479689","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479689","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006585147","display_name":"Praveen Elakkumanan","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Praveen Elakkumanan","raw_affiliation_strings":["IBM"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5006585147"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.27342074,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"8","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9718999862670898,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12111","display_name":"Industrial Vision Systems and Defect Detection","score":0.9710000157356262,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.9787052869796753},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.5545197129249573},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5411736965179443},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5156280398368835},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5132644176483154},{"id":"https://openalex.org/keywords/semiconductor-device-fabrication","display_name":"Semiconductor device fabrication","score":0.4849700927734375},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4802718162536621},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.4596952497959137},{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.4448085129261017},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.43887513875961304},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4263836443424225},{"id":"https://openalex.org/keywords/quality","display_name":"Quality (philosophy)","score":0.41029149293899536},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.3920101523399353},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.38343027234077454},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.32518982887268066},{"id":"https://openalex.org/keywords/process-integration","display_name":"Process integration","score":0.19847238063812256},{"id":"https://openalex.org/keywords/process-engineering","display_name":"Process engineering","score":0.16250577569007874},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12545093894004822},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.11547443270683289},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.074063241481781}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.9787052869796753},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.5545197129249573},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5411736965179443},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5156280398368835},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5132644176483154},{"id":"https://openalex.org/C66018809","wikidata":"https://www.wikidata.org/wiki/Q1570432","display_name":"Semiconductor device fabrication","level":3,"score":0.4849700927734375},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4802718162536621},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.4596952497959137},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.4448085129261017},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.43887513875961304},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4263836443424225},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.41029149293899536},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.3920101523399353},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.38343027234077454},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.32518982887268066},{"id":"https://openalex.org/C54725748","wikidata":"https://www.wikidata.org/wiki/Q7247277","display_name":"Process integration","level":2,"score":0.19847238063812256},{"id":"https://openalex.org/C21880701","wikidata":"https://www.wikidata.org/wiki/Q2144042","display_name":"Process engineering","level":1,"score":0.16250577569007874},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12545093894004822},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.11547443270683289},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.074063241481781},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2008.4479689","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479689","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2388589331","https://openalex.org/W2549099758","https://openalex.org/W624406738","https://openalex.org/W1573321145","https://openalex.org/W4389672975","https://openalex.org/W2078506771","https://openalex.org/W1965232212","https://openalex.org/W2109207559","https://openalex.org/W1987513258","https://openalex.org/W1963851171"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"This":[4,89],"part":[5],"of":[6,70,113,132],"the":[7,13,41,51,68,114,130],"tutorial":[8],"will":[9,109,128],"discuss":[10,75],"in":[11,16,31,45,121],"detail":[12],"manufacturing":[14,47,102,133],"challenges":[15],"nanoscale":[17],"VLSI":[18],"and":[19,33,60,79,83,117,127],"consequent":[20],"design":[21,52,81,104,122,135],"for":[22,85,134],"manufacturability":[23],"(DFM)":[24],"approaches":[25],"by":[26],"taking":[27],"a":[28],"holistic":[29],"approach":[30],"analyzing":[32],"addressing":[34],"different":[35],"process":[36,43,48],"variability":[37],"effects.":[38],"We":[39,73],"review":[40],"dominant":[42],"variations":[44],"semiconductor":[46],"that":[49],"affect":[50],"yield,":[53],"show":[54],"their":[55],"impact":[56],"on":[57],"layout":[58],"quality,":[59],"present":[61],"currently":[62],"practiced":[63],"DFM":[64],"techniques":[65,84,120],"to":[66],"mitigate":[67],"effect":[69],"these":[71],"variations.":[72],"also":[74],"various":[76],"manufacturing-aware":[77],"physical":[78],"circuit":[80],"methodologies":[82,92],"parametric":[86],"yield":[87],"improvement.":[88],"includes":[90],"correct-by-construction":[91],"such":[93],"as":[94,99,101],"Restricted":[95],"Design":[96],"Rules":[97],"(RDRs)":[98],"well":[100],"aware":[103],"approaches.":[105],"In":[106],"addition,":[107],"we":[108],"briefly":[110],"mention":[111],"some":[112],"many":[115],"accepted":[116],"possible":[118],"mitigation":[119],"post":[123],"processing":[124],"(after":[125],"tape-out)":[126],"introduce":[129],"concept":[131],"(MFD)":[136],"through":[137],"design-intent":[138],"processing.":[139]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}