{"id":"https://openalex.org/W1982666450","doi":"https://doi.org/10.1109/isqed.2008.4479687","title":"Tutorial 4: Robust System Design in Scaled CMOS","display_name":"Tutorial 4: Robust System Design in Scaled CMOS","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W1982666450","doi":"https://doi.org/10.1109/isqed.2008.4479687","mag":"1982666450"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2008.4479687","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479687","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109092386","display_name":"Subhasis Mitra","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Subhasis Mitra","raw_affiliation_strings":["University of Stanford, USA","[Stanford Univ., Stanford]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stanford, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"[Stanford Univ., Stanford]","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5109092386"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"6","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9805999994277954,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7885478734970093},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7142434120178223},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.7097342014312744},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5333971977233887},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5235811471939087},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5188011527061462},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4888691306114197},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.4858224391937256},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4463801681995392},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.434296578168869},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.427381306886673},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4259713292121887},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.41773533821105957},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.41418829560279846},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4026632308959961},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39375877380371094},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36852556467056274},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3213859796524048},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16327741742134094},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16295772790908813},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09505906701087952}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7885478734970093},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7142434120178223},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.7097342014312744},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5333971977233887},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5235811471939087},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5188011527061462},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4888691306114197},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.4858224391937256},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4463801681995392},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.434296578168869},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.427381306886673},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4259713292121887},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.41773533821105957},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.41418829560279846},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4026632308959961},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39375877380371094},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36852556467056274},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3213859796524048},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16327741742134094},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16295772790908813},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09505906701087952},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2008.4479687","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479687","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2531550288","https://openalex.org/W2149041233","https://openalex.org/W2995137536","https://openalex.org/W2171347834","https://openalex.org/W2066042903","https://openalex.org/W1749592617","https://openalex.org/W3040935927","https://openalex.org/W1993206924","https://openalex.org/W2518564956","https://openalex.org/W2537369590"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"The":[4],"aim":[5],"of":[6,31],"this":[7],"paper":[8],"is":[9,79],"to":[10,20,53,95],"develop":[11],"enabling":[12],"technologies":[13],"and":[14,46,74,88,91],"tools":[15],"spanning":[16],"multiple":[17],"abstraction":[18],"levels":[19],"design":[21,37,58,97],"globally":[22],"optimized":[23],"robust":[24],"systems":[25],"without":[26],"incurring":[27],"the":[28],"high":[29],"cost":[30],"traditional":[32,100],"redundancy.":[33],"An":[34],"architecture-aware":[35],"circuit":[36],"technique":[38],"corrects":[39],"radiation-induced":[40],"soft":[41],"errors":[42,70],"in":[43,71],"latches,":[44],"flip-flops,":[45],"combinational":[47],"logic":[48],"at":[49],"extremely":[50],"low-cost":[51],"compared":[52],"redundancy":[54],"techniques.":[55],"A":[56],"new":[57],"technique,":[59],"distinct":[60],"from":[61],"error":[62],"detection,":[63],"predicts":[64],"failures":[65],"before":[66],"they":[67],"actually":[68],"create":[69],"system":[72],"data":[73],"states.":[75],"Circuit":[76],"failure":[77],"prediction":[78],"ideal":[80],"for":[81],"reliability":[82],"mechanisms":[83],"such":[84],"as":[85],"transistor":[86],"aging":[87],"early-life":[89],"failures,":[90],"can":[92],"enable":[93],"close":[94],"best-case":[96],"by":[98],"minimizing":[99],"worst-case":[101],"speed":[102],"guardbands.":[103]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}