{"id":"https://openalex.org/W1991052204","doi":"https://doi.org/10.1109/isqed.2008.4479686","title":"Tutorial 3: Process Technology Development and New Design Opportunities in 3D Integration Technology","display_name":"Tutorial 3: Process Technology Development and New Design Opportunities in 3D Integration Technology","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W1991052204","doi":"https://doi.org/10.1109/isqed.2008.4479686","mag":"1991052204"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2008.4479686","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479686","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101405085","display_name":"Robert E. Jones","orcid":"https://orcid.org/0000-0001-5227-4773"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Robert E. Jones","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5101405085"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"5","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10783","display_name":"Additive Manufacturing and 3D Printing Technologies","score":0.9143000245094299,"subfield":{"id":"https://openalex.org/subfields/2203","display_name":"Automotive Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10460","display_name":"Electronic Packaging and Soldering Technologies","score":0.9136000275611877,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.8225066661834717},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.7124113440513611},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.6034581661224365},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4864901900291443},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4676726758480072},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4653492867946625},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46383365988731384},{"id":"https://openalex.org/keywords/process-integration","display_name":"Process integration","score":0.4620133936405182},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4502633213996887},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.428183913230896},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4194610118865967},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3931998014450073},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36667853593826294},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33918458223342896},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.21922552585601807},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.18852931261062622},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0952187180519104}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.8225066661834717},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.7124113440513611},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.6034581661224365},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4864901900291443},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4676726758480072},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4653492867946625},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46383365988731384},{"id":"https://openalex.org/C54725748","wikidata":"https://www.wikidata.org/wiki/Q7247277","display_name":"Process integration","level":2,"score":0.4620133936405182},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4502633213996887},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.428183913230896},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4194610118865967},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3931998014450073},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36667853593826294},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33918458223342896},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.21922552585601807},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.18852931261062622},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0952187180519104},{"id":"https://openalex.org/C21880701","wikidata":"https://www.wikidata.org/wiki/Q2144042","display_name":"Process engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2008.4479686","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479686","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8399999737739563}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2170939617","https://openalex.org/W2885948601","https://openalex.org/W4255141013","https://openalex.org/W2113789186","https://openalex.org/W4312992159","https://openalex.org/W1987127550","https://openalex.org/W2110634429","https://openalex.org/W4382130817","https://openalex.org/W2104315811","https://openalex.org/W1982273910"],"abstract_inverted_index":{"3D":[0,44],"integration":[1,45,57],"offers":[2],"inter-strata":[3],"interconnect":[4,19,22,61],"with":[5,30,39],"high":[6],"connectivity":[7],"density,":[8],"low":[9],"parasitics,":[10],"and":[11,24],"shorter":[12],"lengths.":[13],"This":[14],"bring":[15],"advantages":[16],"in":[17,28,58],"increased":[18],"bandwidth,":[20],"reduced":[21,25],"latency":[23],"power":[26],"consumption":[27],"comparison":[29],"individual":[31],"packaged":[32],"chips":[33],"on":[34,54],"a":[35,55],"board":[36],"or":[37,49],"packages":[38],"wire":[40],"bonded":[41],"stacked":[42],"die.":[43],"can":[46],"compete":[47],"with,":[48],"even":[50],"surpass,":[51],"SoC":[52],"(system":[53],"chip)":[56],"terms":[59],"of":[60],"performance":[62],"while":[63],"allowing":[64],"for":[65,69],"differentiated":[66],"process":[67],"technologies":[68],"the":[70],"various":[71],"strata.":[72]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}