{"id":"https://openalex.org/W1493920760","doi":"https://doi.org/10.1109/isqed.2004.1283721","title":"An adaptive path delay fault diagnosis methodology [logic IC testing]","display_name":"An adaptive path delay fault diagnosis methodology [logic IC testing]","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W1493920760","doi":"https://doi.org/10.1109/isqed.2004.1283721","mag":"1493920760"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2004.1283721","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283721","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005573392","display_name":"Sanjeevikumar Padmanaban","orcid":"https://orcid.org/0000-0003-3212-2750"},"institutions":[{"id":"https://openalex.org/I79272384","display_name":"University of Maryland, Baltimore County","ror":"https://ror.org/02qskvh78","country_code":"US","type":"education","lineage":["https://openalex.org/I79272384"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Padmanaban","raw_affiliation_strings":["CSEE Department, University of Maryland Baltimore County, Baltimore, MD, USA"],"affiliations":[{"raw_affiliation_string":"CSEE Department, University of Maryland Baltimore County, Baltimore, MD, USA","institution_ids":["https://openalex.org/I79272384"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083284025","display_name":"Spyros Tragoudas","orcid":"https://orcid.org/0009-0006-2575-3588"},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Tragoudas","raw_affiliation_strings":["ECE Department, Southem Illinois University, Carbondale, IL, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, Southem Illinois University, Carbondale, IL, USA","institution_ids":["https://openalex.org/I110378019"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5005573392"],"corresponding_institution_ids":["https://openalex.org/I79272384"],"apc_list":null,"apc_paid":null,"fwci":0.7899,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.70455435,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"491","last_page":"496"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7483302354812622},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.6738926768302917},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.6386792659759521},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6385685205459595},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.6086885333061218},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5165368914604187},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5042668581008911},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.49297475814819336},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.46694910526275635},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.44968998432159424},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4374484419822693},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4306691884994507},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4044015407562256},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3600417673587799},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33851155638694763},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22324806451797485},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1349600851535797},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.10336706042289734}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7483302354812622},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.6738926768302917},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.6386792659759521},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6385685205459595},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.6086885333061218},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5165368914604187},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5042668581008911},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.49297475814819336},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.46694910526275635},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.44968998432159424},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4374484419822693},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4306691884994507},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4044015407562256},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3600417673587799},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33851155638694763},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22324806451797485},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1349600851535797},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.10336706042289734},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2004.1283721","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283721","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1858737296","https://openalex.org/W2025764059","https://openalex.org/W2089637397","https://openalex.org/W2105954189","https://openalex.org/W2112239008","https://openalex.org/W2114243185","https://openalex.org/W2116673262","https://openalex.org/W2117167086","https://openalex.org/W2117994896","https://openalex.org/W2119780831","https://openalex.org/W2133005168","https://openalex.org/W2156397825","https://openalex.org/W2158870111"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W2021253405","https://openalex.org/W2117873690","https://openalex.org/W3141249762","https://openalex.org/W2137555930","https://openalex.org/W2157154381","https://openalex.org/W4253743993"],"abstract_inverted_index":{"A":[0],"framework":[1,58],"to":[2,14,44,63],"adaptively":[3],"perform":[4,15],"delay":[5,28,71],"fault":[6],"diagnosis":[7,16,54],"is":[8,51],"introduced.":[9],"We":[10],"propose":[11],"a":[12,30],"methodology":[13],"taking":[17],"into":[18],"account":[19],"the":[20,26,48,61,79,83,86],"effect":[21],"of":[22,35,70,85],"test":[23,37],"vectors":[24,38],"on":[25,78],"propagation":[27],"along":[29],"path.":[31],"An":[32],"ATPG":[33],"capable":[34],"generating":[36],"that":[39,66],"cannot":[40],"be":[41],"invalidated":[42],"due":[43],"process":[45],"variations":[46],"in":[47],"submicron":[49],"technology":[50],"used":[52],"for":[53],"purposes.":[55],"The":[56],"proposed":[57,87],"also":[59],"has":[60],"ability":[62],"generate":[64],"tests":[65],"can":[67],"take":[68],"care":[69],"faults":[72],"induced":[73],"by":[74],"noise.":[75],"Experimental":[76],"results":[77],"ISCAS'85":[80],"benchmarks":[81],"shows":[82],"effectiveness":[84],"technique.":[88]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}