{"id":"https://openalex.org/W2166135364","doi":"https://doi.org/10.1109/isqed.2004.1283720","title":"Delay fault diagnosis using timing information","display_name":"Delay fault diagnosis using timing information","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W2166135364","doi":"https://doi.org/10.1109/isqed.2004.1283720","mag":"2166135364"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2004.1283720","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283720","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100462296","display_name":"Zhiyuan Wang","orcid":"https://orcid.org/0000-0002-8860-2246"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Zhiyuan Wang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Santa Barbara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063371595","display_name":"Malgorzata Marek-Sadowska","orcid":"https://orcid.org/0000-0002-3934-7031"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Marek-Sadowska","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Santa Barbara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064587514","display_name":"Kun-Han Tsai","orcid":"https://orcid.org/0000-0001-8919-8663"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kun-Han Tsai","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080960636","display_name":"Janusz Rajski","orcid":"https://orcid.org/0000-0003-2124-447X"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Rajski","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100462296"],"corresponding_institution_ids":["https://openalex.org/I154570441"],"apc_list":null,"apc_paid":null,"fwci":1.3165,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.81064857,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"485","last_page":"490"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.721467137336731},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.7165135145187378},{"id":"https://openalex.org/keywords/medical-diagnosis","display_name":"Medical diagnosis","score":0.6234391331672668},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5250737071037292},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5112638473510742},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5104964971542358},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4859272539615631},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.4375019669532776},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4220607280731201},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18692010641098022},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.18117573857307434},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15982860326766968}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.721467137336731},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.7165135145187378},{"id":"https://openalex.org/C534262118","wikidata":"https://www.wikidata.org/wiki/Q177719","display_name":"Medical diagnosis","level":2,"score":0.6234391331672668},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5250737071037292},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5112638473510742},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5104964971542358},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4859272539615631},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.4375019669532776},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4220607280731201},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18692010641098022},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.18117573857307434},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15982860326766968},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2004.1283720","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283720","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W63318650","https://openalex.org/W1633458086","https://openalex.org/W1858737296","https://openalex.org/W2064340169","https://openalex.org/W2102127226","https://openalex.org/W2113070789","https://openalex.org/W2130576718","https://openalex.org/W2131424655","https://openalex.org/W2135802341","https://openalex.org/W2139971665","https://openalex.org/W2154212102","https://openalex.org/W2164418022","https://openalex.org/W2631276890","https://openalex.org/W4247982811","https://openalex.org/W6602516640"],"related_works":["https://openalex.org/W4229446324","https://openalex.org/W2158805860","https://openalex.org/W3151506308","https://openalex.org/W2110367374","https://openalex.org/W2383699822","https://openalex.org/W2074584731","https://openalex.org/W2345182073","https://openalex.org/W1986294008","https://openalex.org/W2012143883","https://openalex.org/W2126022271"],"abstract_inverted_index":{"In":[0,37],"modern":[1],"technologies,":[2],"process":[3],"variations":[4],"can":[5],"be":[6,20],"quite":[7],"substantial,":[8],"often":[9],"causing":[10],"design":[11],"timing":[12,65,90,114],"failures.":[13],"It":[14],"is":[15,34],"essential":[16],"that":[17,109],"those":[18,76],"errors":[19],"correctly":[21],"and":[22,58],"quickly":[23],"diagnosed.":[24],"Unfortunately,":[25],"the":[26,29,42,46,51,64,86,89,99,110],"resolution":[27],"of":[28,44,77,88],"existing":[30,79],"delay-fault":[31,52,80],"diagnostic":[32,60,73,81],"methodologies":[33],"still":[35],"unsatisfactory.":[36],"this":[38],"paper,":[39],"we":[40],"investigate":[41],"feasibility":[43],"using":[45],"circuit":[47],"timing-information":[48],"to":[49,69],"guide":[50],"diagnosis.":[53],"We":[54],"propose":[55],"a":[56],"novel":[57],"efficient":[59],"approach":[61],"based":[62],"on":[63],"window":[66],"propagation":[67],"(TWP)":[68],"achieve":[70],"significantly":[71],"better":[72],"results":[74,107],"than":[75],"an":[78],"commercial":[82],"tool.":[83],"Besides":[84],"locating":[85],"source":[87],"errors,":[91],"for":[92],"each":[93],"identified":[94],"candidate":[95],"our":[96],"method":[97,112],"determines":[98],"most":[100],"probable":[101],"delay":[102],"defect":[103],"size.":[104],"The":[105],"experimental":[106],"indicate":[108],"new":[111],"diagnoses":[113],"faults":[115],"with":[116],"very":[117],"good":[118],"resolution.":[119]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}