{"id":"https://openalex.org/W1622365486","doi":"https://doi.org/10.1109/isqed.2004.1283718","title":"Managing derivative SoC design projects to better results","display_name":"Managing derivative SoC design projects to better results","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W1622365486","doi":"https://doi.org/10.1109/isqed.2004.1283718","mag":"1622365486"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2004.1283718","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283718","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057185507","display_name":"L. Albanese","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123388","display_name":"ReShape Lifesciences (United States)","ror":"https://ror.org/02xz7aa11","country_code":"US","type":"company","lineage":["https://openalex.org/I4210123388"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"L. Albanese","raw_affiliation_strings":["Reshape, Inc"],"affiliations":[{"raw_affiliation_string":"Reshape, Inc","institution_ids":["https://openalex.org/I4210123388"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5057185507"],"corresponding_institution_ids":["https://openalex.org/I4210123388"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.12587992,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"470","last_page":"477"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/predictability","display_name":"Predictability","score":0.6736646294593811},{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.600344181060791},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5806435346603394},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5566537976264954},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4798407256603241},{"id":"https://openalex.org/keywords/process-design","display_name":"Process design","score":0.4752476215362549},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4457875192165375},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.4169791042804718},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36433547735214233},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.33840224146842957},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31670141220092773},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.254299521446228},{"id":"https://openalex.org/keywords/work-in-process","display_name":"Work in process","score":0.16155314445495605},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.1589646339416504},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.14516717195510864},{"id":"https://openalex.org/keywords/operations-management","display_name":"Operations management","score":0.1368567943572998},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10846114158630371},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.1014460027217865}],"concepts":[{"id":"https://openalex.org/C197640229","wikidata":"https://www.wikidata.org/wiki/Q2534066","display_name":"Predictability","level":2,"score":0.6736646294593811},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.600344181060791},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5806435346603394},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5566537976264954},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4798407256603241},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.4752476215362549},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4457875192165375},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.4169791042804718},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36433547735214233},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.33840224146842957},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31670141220092773},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.254299521446228},{"id":"https://openalex.org/C174998907","wikidata":"https://www.wikidata.org/wiki/Q357662","display_name":"Work in process","level":2,"score":0.16155314445495605},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.1589646339416504},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.14516717195510864},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.1368567943572998},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10846114158630371},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.1014460027217865},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2004.1283718","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283718","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6499999761581421,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2366617252","https://openalex.org/W2017475176","https://openalex.org/W2020934033","https://openalex.org/W2013391748","https://openalex.org/W2092737038","https://openalex.org/W4249416173","https://openalex.org/W2977629304","https://openalex.org/W2540146427","https://openalex.org/W2121036163"],"abstract_inverted_index":{"Many":[0],"companies":[1],"have":[2],"moved":[3],"to":[4,13,25,58],"implementing":[5],"a":[6,27,43,53,65],"\"platform":[7],"chip\"":[8],"or":[9],"derivative":[10],"design":[11,18,22,45,54,66,75],"strategy":[12],"preserve":[14],"their":[15],"investment":[16],"in":[17,30],"tools.":[19],"But":[20],"physical":[21,44],"is":[23],"proving":[24],"be":[26],"broken":[28],"link":[29],"the":[31,73],"efficiency":[32],"chain.":[33],"In":[34],"most":[35],"cases,":[36],"SoC":[37,74],"derivatives":[38],"are":[39],"completely":[40],"new":[41],"from":[42],"standpoint.":[46],"This":[47],"paper":[48],"presents":[49],"techniques":[50],"and":[51,62],"tools":[52],"manager":[55],"can":[56],"use":[57],"improve":[59],"predictability,":[60],"quality":[61],"throughput,":[63],"including":[64],"maturity":[67],"workflow":[68],"model":[69],"that":[70],"breaks":[71],"down":[72],"process":[76],"into":[77],"four":[78],"successive":[79],"standard":[80],"phases.":[81]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}