{"id":"https://openalex.org/W2099247005","doi":"https://doi.org/10.1109/isqed.2004.1283717","title":"Cost model analysis of DFT based fault tolerant SOC designs","display_name":"Cost model analysis of DFT based fault tolerant SOC designs","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W2099247005","doi":"https://doi.org/10.1109/isqed.2004.1283717","mag":"2099247005"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2004.1283717","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283717","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047957591","display_name":"K. Sundararaman","orcid":null},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]},{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"K. Sundararaman","raw_affiliation_strings":["Department of Computer Science and Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737","https://openalex.org/I57206974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031947971","display_name":"Shambhu Upadhyaya","orcid":"https://orcid.org/0000-0002-0596-1703"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]},{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Upadhyaya","raw_affiliation_strings":["Department of Computer Science and Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737","https://openalex.org/I57206974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062664944","display_name":"Martin Margala","orcid":"https://orcid.org/0000-0002-0034-0369"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Margala","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5047957591"],"corresponding_institution_ids":["https://openalex.org/I57206974","https://openalex.org/I63190737"],"apc_list":null,"apc_paid":null,"fwci":0.2646,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.56853164,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"465","last_page":"469"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.7797442078590393},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.665346622467041},{"id":"https://openalex.org/keywords/variety","display_name":"Variety (cybernetics)","score":0.6406143307685852},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5875160694122314},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5671142935752869},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5623835325241089},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.47839629650115967},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44663968682289124},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.344387024641037},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.334380567073822},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07598826289176941}],"concepts":[{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.7797442078590393},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.665346622467041},{"id":"https://openalex.org/C136197465","wikidata":"https://www.wikidata.org/wiki/Q1729295","display_name":"Variety (cybernetics)","level":2,"score":0.6406143307685852},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5875160694122314},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5671142935752869},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5623835325241089},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.47839629650115967},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44663968682289124},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.344387024641037},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.334380567073822},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07598826289176941},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2004.1283717","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283717","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.488.4563","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.488.4563","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/isqed04/pdffiles/p465.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Responsible consumption and production","id":"https://metadata.un.org/sdg/12","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1988192422","https://openalex.org/W2052075243","https://openalex.org/W2143428843","https://openalex.org/W2149135625","https://openalex.org/W2149475789","https://openalex.org/W2161811418","https://openalex.org/W2171890175","https://openalex.org/W2539102160"],"related_works":["https://openalex.org/W2032233321","https://openalex.org/W3121970507","https://openalex.org/W2110028391","https://openalex.org/W54497855","https://openalex.org/W217960748","https://openalex.org/W3125814499","https://openalex.org/W2090827041","https://openalex.org/W2115579119","https://openalex.org/W2017236304","https://openalex.org/W2121549133"],"abstract_inverted_index":{"A":[0],"lot":[1],"of":[2,11,16,77,109],"emphasis":[3],"has":[4],"been":[5,19],"placed":[6],"on":[7],"the":[8,22,29,38,47,51,54,63,74,86,97,102,106,116,125],"test":[9],"cost":[10,64],"chips":[12],"and":[13,93],"a":[14,67,78,89,110],"variety":[15],"models":[17,34,101],"have":[18],"proposed":[20,117],"in":[21,96,121],"literature.":[23],"However":[24],"they":[25],"do":[26,42],"not":[27,43],"include":[28],"fault":[30,68,90,129],"tolerance":[31],"consideration.":[32],"Existing":[33],"are":[35,119],"incomplete":[36],"by":[37,61],"fact":[39],"that":[40],"most":[41],"take":[44],"into":[45,72,132],"account":[46,73],"costs":[48,103],"involved":[49,104],"once":[50],"chip":[52],"reaches":[53],"market.":[55],"This":[56,80,99],"paper":[57,100],"addresses":[58],"these":[59],"limitations":[60],"introducing":[62],"model":[65,81,118],"for":[66,88],"tolerant":[69,91,130],"system":[70,92],"taking":[71],"reliability":[75],"factor":[76],"system.":[79],"can":[82],"help":[83],"designers":[84],"analyze":[85],"need":[87,126],"its":[94],"feasibility":[95],"industry.":[98],"during":[105],"life":[107],"cycle":[108],"chip.":[111],"Two":[112],"case":[113],"studies":[114],"using":[115],"presented":[120],"order":[122],"to":[123,127],"substantiate":[124],"put":[128],"designs":[131],"chips.":[133]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}